A A A

Chi Hang Chan

Home/Chi Hang Chan
Chi Hang Chan
陳知行 Chi Hang Chan
Associate Professor
Phone: (+853) 8822-4402
Room Number: N21-4023b

Academic Qualifications

  • Ph.D. in Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, China (2015)
  • M.Sc. in Electrical and Electronics Engineering, Faculty of Science and Technology, University of Macau, China (2011)
  • B.Sc. in Electrical and Computer Engineering, University of Washington (Seattle) ,United States (2008)

Professional Experience

State-Key Laboratory of Analog and Mixed-Signal VLSI (AMSV)

  • Associate Professor, AMSV, University of Macau (Aug. 2022 – Present)
  • Assistant Professor, AMSV, University of Macau (Apr. 2017 – Jul. 2022)
  • Research Assistant Professor, AMSV, University of Macau (Jan. 2016 – Mar. 2017)
  • Post-doc Follow, AMSV, University of Macau (Aug. 2015 – Dec. 2015)

Others

  • Special Scientist, Dept. of EEE, University of California (Mar. 2016 – July. 2016)

Research

Research Interests

  • Analog and mixed-signal CMOS integrated circuits
  • High speed Nyquist ADC and Wideband SDM (DT and CT)
  • Low jitter Ring-VCO-based PLL
  • PUF

Teaching Experience

B.Sc. Courses

  • Analog Integrated Circuit Design (ECEN3017)
  • Advanced Topics in Electrical and Computer Engineering (ECEN8001)
  • Design Project (ECEB420)

M.Sc. Courses

  • Introduction to Research (ECEN7001)
  • Thesis (ECEN7999)

Theses Supervision

LIU JIANWEI 2011-2016 Design Techniques for Energy Efficient ADCs
JIANG WENNING 2015-present High performance Nyquist ADC
WANG GUANCHENG 2014-2017 Split DAC mismatch calibration for SAR ADC
ZHANG WAI HONG 2015-2018 Background comparator offset calibration technique
HO IOK MENG 2015-2018 Multi-bit SAR switching techniques
LEI XUEWEI 2016-present Phase ADC
LI CHENG 2014-2018 SAR reference error analysis

 

Professional Services

2015-present Reviewer: JSSC, TCAS I, TCAS II, TVLSI

Services at University of Macau

2017-present Cheng Yu Tung College Affiliates

  1. Chi Hang Chan, Yan Zhu, Yan Lu, Sai Weng Sin, R. P. Martins, 2020 Macao Science & Technology Award – Technological Invention – 2nd Prize (Leading-Edge-Efficiency Data and Power Conversion Integrated Circuit Designs for Emerging Systems)

    The Science and Technology Development Fund(FDCT)

    Oct-2020
  2. Yan Lu, Man-Kay Law, Yan Zhu, Jun Yin, Chi Hang Chan, 2018 Macao Science & Technology Award – Technological Invention – 2nd Prize (Analog and Mixed-Signal Integrated Circuit Technologies Enabling a Smart Macau)

    The Science and Technology Development Fund(FDCT)

     Oct-2018
  3. Seng-Pan U, Yan Zhu, Sai Weng Sin, Chi Hang Chan, Technological Invention Award-Third Prize(High Performance Wideband Data Conversion Interfaces for a Evolving Informative World)

    The Science and Technology Development Fund(FDCT)

     Oct-2016
  4. Chi Hang Chan, IEEE SSCS Pre-doctoral Achievement Award 2015

    The IEEE Solid-State Circuits Society

     Feb-2015
  5. Seng-Pan U, Sai Weng Sin, Yan Zhu, Chi Hang Chan, U-Fat Chio, Second-Class Award in the Technological Invention Award Category(Research and Development of Comprehensive and Advanced Data Conversion Platforms in Nanometer CMOS Technology)

    The Science and Technology Development Fund(FDCT)

     Nov-2014
  6. Chi Hang Chan, Scientific and Technological R&D Award (PhD Student), Macau Science and Technology Award 2014

    FDCT

     Jul-2014
  7. Chi Hang Chan, Scientific and Technological R&D Award (Master Student)

    The Science and Technology Development Fund

     Oct-2012
  8. Chi Hang Chan, Yan Zhu, Sai Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, Travel Grant Award (A 3.8mW 8b 1GS/s 2b/cycle Interleaving SAR ADC with Compact DAC Structure)

    2012 IEEE Symposium on VLSI Circuits – VLSI 2012

     Jun-2012
  9. Yan Zhu, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, IEEE A-SSCC Student Design Contest Best Design Award (A 35 fJ 10b 160 MS/s Pipelined-SAR ADC with Decoupled Flip-Around MDAC and Self-Embedded Offset Cancellation)

    IEEE Asian Solid-State Circuits Conference

     Nov-2011
  10. Chi Hang Chan, Chipidea Microelectronics Prize (A Study on Comparator and Offset Calibration Techniques in High Speed Nyquist ADCs)

    Chipidea Microelectronics

     Oct-2011
  11. He Gong Wei, Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, Silk-Road Award (A 0.024mm2 8-bit 400 MS/s SAR ADC with 2-bit per Cycle and Resistive DAC in 65 nm CMOS)

    Digest of Technical Papers from IEEE International Solid-State Circuits Conference – ISSCC 2011

     [Awarded for best asian PhD student research in ISSCC (“World Chip Olympic”)] Feb-2011
  12. U-Fat Chio, Hou-Lon Choi, Chi Hang Chan, Si-Seng Wong, Sai Weng Sin, Seng-Pan U, R. P. Martins, Award for Research Excellence 2007-2009

    University of Macau

     Apr-2010
  13. U-Fat Chio, Hou-Lon Choi, Chi Hang Chan, Si-Seng Wong, Bronze Leaf Certificate (Comparator-Based Successive Folding ADC)

    IEEE Asia Pacific Conference on Postgraduate Research in Micro-electronics & Electronics (PrimeAsia 2009)

     Sep-2009
  1. Zihao Zheng, Lai Wei, Chi Hang Chan, Jan Craninckx, Jorge Lagos Benites, Pipelined analogue to digital converter

    EP 20157326.8

    EUROPEAN (under review)

     Jul-2020
  2. Yan Zhu, Chi Hang Chan, Seng-Pan U, R. P. Martins, Sampling front-end for analog to digital converter

    Granted Number: 8,947,283

    Application Number: 13/915,949

    US patent

     Feb-2015
  3. Sai Weng Sin, Li Ding, Yan Zhu, He Gong Wei, Chi Hang Chan, U-Fat Chio, Seng-Pan U, R. P. Martins, Franco Maloberti, Analog to Digital Converter Circuit

    Granted Number: 201242261

    Application Number: 100107757

    Taiwan Patent

     Mar-2014
  4. Sai Weng Sin, He Gong Wei, Li Ding, Yan Zhu, Chi Hang Chan, U-Fat Chio, Seng-Pan U, R. P. Martins, Franco Maloberti, A Time-Inteleaved Piplined-SAR Analog to Digital Converter with Low Power Consumption

    Granted Number: 8,427,355

    Application Number: 13/232,442

    US Patent

     Apr-2013
  5. Yan Zhu, Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, N-Bits Successive Approximation Register Analog-to-Digital Converting System

    Granted Number: 8,344,931

    Application Number: 13/150,508

    US Patent

     Jan-2013
  1. Chi-Hang Chan, ... Ka-Meng Lei, ..., Trending IC design directions in 2022

    J. Semicond.

     vol. 43, no. 7 Jul-2022
  2. Rui P. Martins; Pui-In Mak; Sai-Weng Sin; Man-Kay Law; Yan Zhu; Yan Lu; Jun Yin; Chi-Hang Chan; Yong Chen; Ka-Fai Un; Mo Huang; Minglei Zhang; Yang Jiang; Wei-Han Yu, Revisiting the Frontiers of Analog and Mixed-Signal Integrated Circuits Architectures and Techniques towards the future Internet of Everything (IoE) Applications

    Foundations and Trends in Integrated Circuits and Systems

     Volume 1, Issue 2-3 Nov-2021
  3. Zihao Zheng; Lai Wei; Jorge Lagos; Ewout Martens; Yan Zhu; Chi-Hang Chan; Jan Craninckx; Rui P. Martins, A 3.3-GS/s 6-b Fully Dynamic Pipelined ADC With Linearized Dynamic Amplifier

    IEEE Journal of Solid-State Circuits

     Early Access Jul-2021
  4. Yan Song; Yan Zhu; Chi-Hang Chan; Rui P. Martins, A 40-MHz Bandwidth 75-dB SNDR Partial-Interleaving SAR-Assisted Noise-Shaping Pipeline ADC

    EEE Journal of Solid-State Circuits

     Vol.56, No.6. pp. 1772 -1783 Jun-2021
  5. Rui P. Martins, Pui-In Mak, Chi-Hang Chan, Jun Yin, Yan Zhu, Yong Chen, Yan Lu, Man-Kay Law, Sai-Weng Sin, Bird’s-eye view of Analog and Mixed-Signal Chips for the 21st Century

    International Journal of Circuit Theory and Applications

     vol. 49,No 3, pp. 746-761 Mar-2021
  6. Hong Shui Zhang, Yan Zhu, Chi Hang Chan, R. P Martins, A 25MHz-BW 75dB-SNDR Inherent Gain Error Tolerance Noise-Shaping SAR-Assisted Pipeline ADC with Background Offset Calibration Feb-2021
  7. Wei Wang, Chi Hang Chan, Yan Zhu, R. P. Martins, A 100-MHz BW 72.6-dB-SNDR CT ΔΣ Modulator Utilizing Preliminary Sampling and Quantization

    IEEE Journal of Solid-State Circuits

     vol. 55, no. 6, pp. 1588-1598 Jun-2020
  8. Wenning Jiang, Yan Zhu, Chi Hang Chan, R. P. Martins, A Temperature-Stabilized Single-Channel 1-GS/s 60-dB SNDR SAR-Assisted Pipelined ADC With Dynamic Gm-R-Based Amplifier

    IEEE Journal of Solid-State Circuits

     vol. 55, no. 2, pp. 322-332 Feb-2020
  9. Yan Song, Chi Hang Chan, Yan Zhu, R. P. Martins, A 12.5-MHz Bandwidth 77-dB SNDR SAR-Assisted Noise Shaping Pipeline ADC

    IEEE Journal of Solid-State Circuits

     vol. 55, no. 2, pp. 312-321 Feb-2020
  10. Xuewei Lei, Yan Zhu, Chi Hang Chan, R. P. Martins, A 4-b 7µW Phase Domain ADC With Time Domain Reference Generation for Low-Power FSK/PSK Demodulation

    IEEE Transactions on Circuits and Systems I: Regular Papers

     Vol. 66, No.9, pp. 3365-3372 Sep-2019
  11. Xiaofeng Yang, Chi Hang Chan, Yan Zhu, R. P. Martins, A -246dB Jitter-FoM 2.4GHz Calibration-Free RingOscillator PLL Achieving 9% Jitter Variation Over PVT Feb-2019
  12. Wenning Jiang, Yan Zhu, Minglei Zhang, Chi Hang Chan, R. P. Martins, A 7.6mW 1GS/s 60dB SNDR Single-Channel SARAssisted Pipelined ADC with Temperature-Compensated Dynamic Gm-R-Based Amplifier Feb-2019
  13. Cheng Li, Chi Hang Chan, Yan Zhu, R. P. Martins, Analysis of Reference Error in High-Speed SAR ADCs With Capacitive DAC

    IEEE Transactions on Circuits and Systems I: Regular Papers

     Vol.66, No.1, pp 82 - 93 Jan-2019
  14. Yan Zhu, Chi Hang Chan, Zi Hao Zheng, Cheng Li, Jianyu Zhong, R. P. Martins, A 0.19 mm² 10 b 2.3 GS/s 12-Way Time-Interleaved Pipelined-SAR ADC in 65-nm CMOS

    IEEE Transactions on Circuits and Systems I: Regular Papers,

     pp 3606-3016 Nov-2018
  15. Wang GuanCheng, Cheng Li, Yan Zhu, Jianyu Zhong, Yan Lu, Chi Hang Chan, R. P. Martins, Missing-Code-Occurrence Probability Calibration Technique for DAC Nonlinearity With Supply and Reference Circuit Analysis in a SAR ADC

    IEEE Transactions on Circuits and Systems I: Regular Papers

     Vol.65, No.11, pp 3707 - 3719 Nov-2018
  16. Wang GuanCheng, Yan Zhu, Chi Hang Chan, Seng-Pan U, R. P. Martins, Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area

    IEEE Transactions on Very Large Scale Integration (VLSI) Systems

     Vol. 26, No. 11, pp 2279 - 2289 Nov-2018
  17. Wei Wang, Yan Zhu, Chi Hang Chan, R. P. Martins, A 5.35-mW 10-MHz Single-Opamp Third-Order CTΔΣModulator With CTC Amplifier and Adaptive Latch DAC Driver in 65-nm CMOS

    IEEE Journal of Solid-State Circuits

     Vol.53, no.10, pp 2783 - 2794 Oct-2018
  18. Yang Xiaofeng, Yan Zhu, Chi Hang Chan, Seng-Pan U, R. P. Martins, Analysis of Common-Mode Interference and Jitter of Clock Receiver Circuits With Improved Topology

    IEEE Transactions on Circuits and Systems I: Regular Papers

     vol.65, No.6, pp.1819-1829 Jun-2018
  19. Chi Hang Chan, Yan Zhu, Zhang WaiHong, Seng-Pan U, R. P. Martins, A Two-Way Interleaved 7-b 2.4-GS/s 1-Then-2 b/Cycle SAR ADC with Background Offset Calibration

    IEEE Journal of Solid-State Circuits

     vol.53, No.3, pp.850-860 Mar-2018
  20. Yan Song, Chi Hang Chan, Yan Zhu, Li Geng, Seng-Pan U, R. P. Martins, Passive Noise Shaping in SAR ADC With Improved Efficiency

    IEEE Transactions on Very Large Scale Integration (VLSI) Systems

     Vol.26, Issue2, pp.416-420 Feb-2018
  21. Chi Hang Chan, Yan Zhu, Cheng Li, Zhang WaiHong, Ho Iok Meng, Lai Wei, Seng-Pan U, R. P. Martins, 60-dB SNDR 100-MS/s SAR ADCs With Threshold Reconfigurable Reference Error Calibration

    IEEE Journal of Solid-State Circuits

     vol. 52, no. 10, pp. 2576-2588 Oct-2017
  22. Chi Hang Chan, Yan Zhu, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 7.8mW 5b 5GS/s Dual-Edges-Triggered Time-Based Flash ADC

    in IEEE Transactions on Circuits and Systems I: Regular paper

     Vol.64, Issue 8, pp.1966-1976 Aug-2017
  23. Jianyu Zhong, Yan Zhu, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 12b 180MS/s 0.068mm2 with Full-Calibration-Integrated Pipelined-SAR ADC

    IEEE Transactions on Circuits and Systems I: Regular paper

     Vol.64, No 7, pp.1684-1695 Jul-2017
  24. Dezhi Xing, Yan Zhu, Chi Hang Chan, Sai Weng Sin, Fan Ye, Junyan Ren, Seng-Pan U, R. P. Martins, Seven-bit 700-MS/s Four-Way Time-Interleaved SAR ADC With Partial Vcm-Based Switching

    IEEE Transactions on Very Large Scale Integration (VLSI) Systems

     Vol.25, Issue 3, pp.1168-1172 Mar-2017
  25. Chi Hang Chan, Yan Zhu, Sai Weng Sin, Boris Murmann, Seng-Pan U, R. P. Martins, Metastablility in SAR ADCs

    press in IEEE Transactions on CAS – Part II: Express Briefs

     Volume: 64, Issue: 2, pp.111 - 115 Feb-2017
  26. Arshad Hussain, Sai Weng Sin, Chi Hang Chan, Seng-Pan U, Franco Maloberti, R. P. Martins, Active-Passive ΔΣ Modulator for High-Resolution and Low-Power Applications

    IEEE Transactions on Very Large Scale Integration (VLSI) Systems

     vol. 25, Issue. 1, pp. 364 – 374 Jan-2017
  27. Yan Zhu, Chi Hang Chan, Seng-Pan U, R. P. Martins, A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch Calibrations

    in IEEE Transactions on Very Large Scale Integration (VLSI) Systems

     Vol: 25, Issue1, pp. 354-363 Jan-2017
  28. Jianwei Lui, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 4x Time-Domain Interpolation 6-bit 3.4 GS/s 12.6 mW Flash ADC in 65 nm CMOS

    in Journal of Semiconductor Technology and Science

     vol. 16, issue 4, pp. 395-404 Aug-2016
  29. Yan Zhu, Chi Hang Chan, Seng-Pan U, R. P. Martins, An 11b 450 MS/s 3-way Time-Interleaved Sub-ranging Pipelined-SAR ADC in 65nm CMOS

    IEEE Journal of Solid-State Circuits

     Volume: 51, Issue: 5, pp. 1223 - 1234 May-2016
  30. Chi Hang Chan, Yan Zhu, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 6 b 5 GS/s 4 Interleaved 3 b/Cycle SAR ADC

    IEEE Journal of Solid-State Circuits

     vol. 51, Issue 2, pp. 365-377 Feb-2016
  31. Jianwei Lui, Yan Zhu, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, Uniform Quantization Theory-Based Linearity Calibration for Split Capacitive DAC in an SAR ADC

    IEEE Transactions on Very Large Scale Integration (VLSI) Systems

     Issue 24, Issue 7, pp. 2603-2607 Jan-2016
  32. Yan Zhu, Chi Hang Chan, Wong, S.-S., Seng-Pan U, R. P. Martins, Histogram-Based Ratio Mismatch Calibration for Bridge-DAC in 12-bit 120 MS/s SAR ADC

    Very Large Scale Integration (VLSI) Systems, IEEE Transactions on

     Volume:24 , Issue: 3, pp. 1203 - 1207 Jun-2015
  33. Yan Zhu, Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, Split-SAR ADCs: Improved Linearity with Power and Speed Optimization

    ", IEEE Transactions on Very Large Scale Integration (VLSI) Systems

     Vol.22, Issue: 2 , pp 372 - 383 Feb-2014
  34. Yan Zhu, Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, Split-SAR ADCs: Improved Linearity With Power and Speed Optimization

    Very Large Scale Integration (VLSI) Systems, IEEE Transactions on

     vol.22, no.2, pp.372,383 Feb-2014
  35. Chi Hang Chan, Yan Zhu, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 5-Bit 1.25-GS/s 4x-Capacitive-Folding Flash ADC in 65-nm CMOS

    IEEE Journal of Solid-State Circuits

     Vol. 48, Issue 9, pp 2154-2169 Sep-2013
  36. Yan Zhu, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, A 50fJ 10b 160 MS/s Pipelined-SAR ADC with Decoupled Flip-Around MDAC and Self-Embedded Offset Cancellation

    IEEE Journal of Solid-State Circuits

     Vol.47, Issue 11, pp 2614-2626 Dec-2012
  37. He Gong Wei, Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC

    IEEE Journal of Solid-State Circuits

     Vol.47, no11, pp. 2763-2772 Nov-2012
  38. Yan Zhu, Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, A 10-bit 100-MS/s Reference-Free SAR ADC in 90nm CMOS

    IEEE Journal of Solid-State Circuits

     vol. 45, Issue 6, pp. 1111-1121 Jun-2010
  1. Kai Xing, Yan Zhu, Rui Paulo Martins and Chi-Hang Chan, A 320MHz BW NS TD-ADC Assisted C/DT Hybrid Pipelined ADC with SAB-based Residue Amplifying Filter

    IEEE Asian Solid-State Circuits Conference (A-SSCC)

     Nov-2024
  2. Chenxi Yuan, Xianghui Pan, Zihao Zheng, Yan Song, R. P. Martins, Yan Zhu and Chi-Hang Chan, A Compact Low-power 16b SAR ADC using Reservoir-Charge-Redistributed DAC and Configurable Floating-Inverter-Based Comparator

    IEEE Asian Solid-State Circuits Conference (A-SSCC)

     Nov-2024
  3. Wei Zhang, Minglei Zhang, Yan Zhu, R. P. Martins and Chi-Hang Chan, A PVT-Robust 8b 20GS/s Time-Interleaved SAR ADC with Quantization-Embedded Current-Mode Buffer and Differ-Based Dither Timing Skew Calibration

    IEEE Custom Integrated Circuits Conference (CICC)

     Apr-2024
  4. Pengyu He, Yuanzhe Zhao, Heng Xie, Yang Wang, Shouyi Yin, Li Li, Yan Zhu, R. P. Martins, Chi-Hang Chan and Minglei Zhang, A 28nm 314.6TLFOPS/W Reconfigurable Floating-Point Analog Compute-In-Memory Macro with Exponent Approximation and Two-Stage Sharing TD-ADC

    IEEE Custom Integrated Circuits Conference (CICC)

     Apr-2024
  5. Chi-Hang Chan, Minglei Zhang, Yuefeng Cao, Hongzhi Zhao, Rui P. Martins and Yan Zhu, The Race for the Extra Pico Second without Losing the Decibel: A Partial-Review of Single-Channel Energy-Efficient High-Speed Nyquist ADCs

    IEEE Custom Integrated Circuits Conference (CICC)

     Apr-2024
  6. Yuefeng Cao, Minglei Zhang, Yan Zhu, R. P. Martins and Chi-Hang Chan, A 12GS/s 12b 4× Time-Interleaved Pipelined ADC with Comprehensive Calibration of TI Errors and Linearized Input Buffer

    IEEE International Solid-State Circuits Conference (ISSCC)

     Feb-2024
  7. Chaorui Zou, Yaozhong Ou, Yan Zhu, R. P. Martins, Chi-Hang Chan and Minglei Zhang, A 256×192 Pixel 30fps Automotive Direct Time-of-Flight LiDAR using 8× Current-Integrating-based TIA, Hybrid Pulse Position/Width Converter, and Intensity/CNN-Guided 3D Inpainting

    IEEE International Solid-State Circuits Conference (ISSCC)

     Feb-2024
  8. Junyan Hao, Minglei Zhang, Yanbo Zhang, Shubin Liu, Zhangming Zhu, Yan Zhu, Chi-Hang Chan and R. P. Martins, A Single-Channel 2.6GS/s 10b Dynamic Pipelined ADC with Time-Assisted Residue Generation Scheme Achieving Intrinsic PVT Robustness

    2023 IEEE International Solid-State Circuits Conference (ISSCC)

     Feb-2023
  9. Yuefeng Cao, Minglei Zhang, Yan Zhu, Chi-Hang Chan and R. P. Martins, A Single-Channel 12b 2GS/s PVT-Robust Pipelined ADC with Critically Damped Ring Amplifier and Time-Domain Quantizer

    2023 IEEE International Solid-State Circuits Conference (ISSCC)

     Feb-2023
  10. Hongshuai Zhang; Yan Zhu; Chi-Hang Chan; R. P. Martins, A 25MHz-BW 77.2dB-SNDR 2nd-Order Gain Error Shaping and NS Pipelined SAR ADC Based on Quantization-Prediction-Unrolled Scheme

    2023 IEEE International Solid-State Circuits Conference (ISSCC)

     Feb-2023
  11. Hongzhi Zhao, Minglei Zhang, Yan Zhu, Chi-Hang Chan and R. P. Martins, A 2×-Interleaved 9b 2.8GS/s 5b/cycle SAR ADC with Linearized Configurable V2T Buffer Achieving >50dB SNDR at 3GHz Input

    2023 IEEE International Solid-State Circuits Conference (ISSCC)

     Feb-2023
  12. Yanbo Zhang, Junyan Hao, Shubin Liu, Zhangming Zhu, Yan Zhu, Chi-hang Chan and R. P. Martins, A Single-channel 70dB-SNDR 100MHz-BW 4th-Order Noise-Shaping Pipeline SAR ADC with Residue Amplifier Error Shaping

    2023 IEEE International Solid-State Circuits Conference (ISSCC)

     Feb-2023
  13. Jiahao Liu; Yan Zhu; Chi Hang Chan; Rui Paulo Martins, A 0.46pJ/bit Ultralow-Power Entropy-Preselection-Based Strong PUF with Worst-Case BER<6.7×10-6

    2021 IEEE Asian Solid-State Circuits Conference (A-SSCC), Session 11/ paper 11.3

     Nov-2021
  14. Lai Wei; Zihao Zheng; Nereo Markulic; Jorge Lagos; Ewout Martens; Yan Zhu; Chi-Hang Chan; Jan Craninckx; Rui Paulo Martins, An Auxiliary-Channel-Sharing Background Distortion and Gain CalibrationAchieving >8dB SFDR Improvement over 4th Nyquist Zone in 1GS/s ADC

    2021 Symposium on VLSI

     Jun-2021
  15. Kai Xing, Lei Wang, Yan Zhu, Chi Hang Chan, R. P. Martins, A 10.4mW 50MHz-BW 80dB-DR Single-Opamp Third-Order CTSDM with SABELD-Merged Integrator and 3-Stage Opamp

    2020 Symposia on VLSI Technology and Circuits

     Jun-2020
  16. Zihao Zheng, Lai Wei, Jorge Lagos, Ewout Martens, Yan Zhu, Chi Hang Chan, Jan Craninckx, R. P. Martins, A Single-Channel 5.5mW 3.3GS/s 6b Fully Dynamic Pipelined ADC with Post-Amplification Residue Generation

    IEEE International Solid-State Circuits Conference (ISSCC)

     pp. 254-256 Feb-2020
  17. Yan Song, Yan Zhu, Chi Hang Chan, R. P. Martins, A 2.56mW 40MHz-Bandwidth 75dB-SNDR PartialInterleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration

    IEEE International Solid-State Circuits Conference (ISSCC)

     pp.164-166 Feb-2020
  18. Minglei Zhang, Yan Zhu, Chi Hang Chan, R. P. Martins, A 4× Interleaved 10GS/s 8b Time-Domain ADC with 16× Interpolation-Based Inter-Stage Gain Achieving >37.5dB SNDR at 18GHz Input

    IEEE International Solid-State Circuits Conference (ISSCC)

     pp. 252-254 Feb-2020
  19. Wenning Jiang, Yan Zhu, Minglei Zhang, Chi Hang Chan, R. P. Martins, A 7.6mW 1GS/s 60dB SNDR Single-Channel SAR-Assisted Pipelined ADC with Temperature-Compensated Dynamic Gm-R-Based Amplifier

    IEEE International Solid-State Circuits Conference (ISSCC 2019

     pp.60-62 Feb-2019
  20. Minglei Zhang, Chi Hang Chan, Yan Zhu, R. P. Martins, A 0.6V 13b 20MS/s Two-Step TDC-Assisted SAR ADC with PVT Tracking and Speed-Enhanced Techniques

    IEEE International Solid-State Circuits Conference (ISSCC 2019)

     pp.66-68 Feb-2019
  21. Wei Wang, Chi Hang Chan, Yan Zhu, R. P. Martins, A 72.6dB-SNDR 100MHz-BW 16.36mW CTDSM with Preliminary Sampling and Quantization Scheme in Backend Subranging QTZ

    IEEE International Solid-State Circuits Conference (ISSCC 2019)

     pp.340-342 Feb-2019
  22. Wenning Jiang, Yan Zhu, Chi Hang Chan, Boris Murmann, Seng-Pan U, R. P. Martins, A 7b 2 GS/s Time-Interleaved SAR ADC with Time Skew Calibration Based on Current Integrating Sampler

    2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)

     [Highlighted Paper] Nov-2018
  23. Chi Hang Chan, Yan Zhu, Zihao Zheng, R. P. Martins, A 39mW 7b 8GS/s 8-way TI ADC with Cross-linearized Input and Bootstrapped Sampling Buffer Front-end

    ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)

     Sep-2018
  24. Yan Song, Yan Zhu, Chi Hang Chan, Li Geng, R. P. Martins, A 77dB SNDR 12.5MHz Bandwidth 0-1 MASH ΣΔ ADC Based on the Pipelined-SAR Structure

    Proc. IEEE Symposium on VLSI Circuits - VLSI 2018

     Jun-2018
  25. Chi Hang Chan, Yan Zhu, Seng-Pan U, R. P. Martins, A 7.8mW 5b 5GS/s Dual-Edges-Triggered Time-Based Flash ADC

    forthcoming Proc. IEEE International Symposium on Circuits and Systems – ISCAS 2018

     May-2018
  26. Yang Xiaofeng, Yan Zhu, Chi Hang Chan, Wang GuanCheng, Seng-Pan U, A 430frms 2.4GHz Ring-Oscillator PLL with Backend Discrete-Time Phase Noise Cancellation Achieving 240.5dB Jitter-FoM

    IEEE International Solid-State Circuits Conference (ISSCC 2018)

     [Student Research Preview] Feb-2018
  27. Wei Wang, Yan Zhu, Chi Hang Chan, Seng-Pan U, R. P. Martins, A 5.35 mW 10 MHz Bandwidth CT Third-Order ∆∑ Modulator with Single Opamp Achieving 79.6/84.5 dB SNDR/DR in 65 nm CMOS

    IEEE Asian Solid-State Circuits Conference (A-SSCC)

     (highlighted paper and suggested to JSSC special issue), pp.285-288 Nov-2017
  28. Wang GuanCheng, Yan Zhu, Chi Hang Chan, Seng-Pan U, R. P. Martins, A missing-code-detection gain error calibration achieving 63dB SNR for an 11-bit ADC

    ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference

     Leuven, pp. 239-242. Sep-2017
  29. Chi Hang Chan, Yan Zhu, Ho Iok Meng, Zhang WaiHong, Seng-Pan U, R. P. Martins, A 5mW 7b 2.4GS/s 1-then-2b/cycle SAR ADC with Background Offset Calibration

    IEEE International Solid-State Circuits Conference (ISSCC)

     pp. 282-284 Feb-2017
  30. Chi Hang Chan, Yan Zhu, Ho Iok Meng, Zhang WaiHong, Chon-Lam Lio, Seng-Pan U, R. P. Martins, A 0.011mm2 60dB SNDR 100MS/s Reference Error Calibrated SAR ADC with 3pF Decoupling Capacitance for Reference Voltages

    IEEE Asian Solid-State Circuits Conference (A-SSCC)

     pp. 145-148 (highlighted paper and invited to JSSC special issue) Nov-2016
  31. Dezhi Xing, Yan Zhu, Chi Hang Chan, Sai Weng Sin, Fan Ye, Junyan Ren, Seng-Pan U, R. P. Martins, Seven-bit 700-MS/s Four-Way Time-Interleaved SAR ADC With Partial Vcm-Based Switching

    IEEE ISCAS 2017

     accepted Oct-2016
  32. Jianyu Zhong, Yan Zhu, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 12b 180MS/s 0.068mm2 Pipelined-SAR ADC with Merged-residue DAC for Noise Reduction

    IEEE European Solid-State Circuits Conference – ESSCIRC 2016

     pp. 169-172 Sep-2016
  33. Jianwei Lui, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 89fJ-FOM 6-bit 3.4GS/s flash ADC with 4x time-domain interpolation

    IEEE Asian Solid-State Circuits Conference (A-SSCC), 2015

     pp.1-4 Nov-2015
  34. Jianyu Zhong, Yan Zhu, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 12b 180MS/s 0.068mm2 Full-Calibration Integrated Pipelined-SAR ADC

    International Solid State Circuits Conference (ISSCC)

     Student Research Previews Feb-2015
  35. Chi Hang Chan, Yan Zhu, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 5.5mW 6b 5GS/S 4×-lnterleaved 3b/cycle SAR ADC in 65nm CMOS

    Solid- State Circuits Conference - (ISSCC)

     (Pre-doctoral achievement awards),pp1-3 Feb-2015
  36. Yan Zhu, Chi Hang Chan, Seng-Pan U, R. P. Martins, An 11b 900 MS/s Time-Interleaved Sub-ranging Pipelined-SAR ADC

    IEEE European Solid-State Circuit Conference – (ESSCIRC)

     pp.211-214 Sep-2014
  37. Yan Zhu, Chi Hang Chan, Seng-Pan U, R. P. Martins, A 10.4-ENOB 120MS/s SAR ADC with DAC Linearity Calibration in 90nm CMOS

    IEEE Asian Solid-State Circuit Conference – (A-SSCC)

     pp 69-72 Nov-2013
  38. WenLan Wu, Yan Zhu, U-Fat Chio, Li Ding, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 0.6V 8B 100MS/s SAR ADC with Minimized DAC Capacitance and Switching Energy in 65nm CMOS

    IEEE International Symposium on Circuits and Systems (ISCAS)

     pp 2239-2242 May-2013
  39. Yan Zhu, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 34fJ 10b 500 MS/s Partial-Interleaving Pipelined SAR ADC

    2012 Symposium on VLSI Circuits Digest of Technical Papers

     pp 90-91 Jun-2012
  40. Chi Hang Chan, Yan Zhu, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 3.8mW 8b 1GS/s 2b/cycle Interleaving SAR ADC with Compact DAC Structure

    2012 Symposium on VLSI Circuits Digest of Technical Papers

     pp 86-87 Jun-2012
  41. Yan Zhu, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, A 35 fJ 10b 160 MS/s Pipelined-SAR ADC with Decoupled Flip-Around MDAC and Self-Embedded Offset Cancellation

    Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC, "Asia Chip Olympic")

     pp. 61-64 Best Student Design Contest Award Nov-2011
  42. Si-Seng Wong, U-Fat Chio, He Gong Wei, Chi Hang Chan, Hou-Lon Choi, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 4.8-bit ENOB 5-bit 500MS/s binary-search ADC with minimized number of comparators

    Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC, "Asia Chip Olympic")

     pp. 73-76 Nov-2011
  43. Chi Hang Chan, Yan Zhu, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, A reconfigurable low-noise dynamic comparator with offset calibration in 90nm CMOS

    Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC, "Asia Chip Olympic")

     pp. 233-236 Nov-2011
  44. Rui Wang, U-Fat Chio, Chi Hang Chan, Li Ding, Sai Weng Sin, Seng-Pan U, Zhihua Wang, R. P. Martins, A time-efficient dither-injection scheme for pipelined SAR ADC

    IEEE Asia Pacific Conference on Postgraduate Research in Micro-electronics & Electronics (PrimeAsia)

     pp. 9-12 Oct-2011
  45. U-Fat Chio, Chi Hang Chan, Hou-Lon Choi, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 7-bit 300-MS/s Subranging ADC with Embedded Threshold & Gain-Loss Calibration

    ", IEEE European Solid-State Circuits Conference – ESSCIRC 2011

     pp. 363-366 Sep-2011
  46. He Gong Wei, Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, A 0.024mm2 8b 400MS/s SAR ADC with 2b/cycle and resistive DAC in 65nm CMOS

    IEEE International Solid-State Circuit Conference (ISSCC),

     pp. 188-189 Feb-2011
  47. Sai Weng Sin, Li Ding, Yan Zhu, He Gong Wei, Chi Hang Chan, U-Fat Chio, Seng-Pan U, R. P. Martins, An 11b 60MS/S 2.1mW Two-Step Time-Interleaved SAR-ADC with Reused S&H

    in Proc. IEEE European Solid-State Circuits Conference – ESSCIRC 2010

     pp. 218-221 Sep-2010
  48. Si-Seng Wong, U-Fat Chio, Hou-Lon Choi, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, A Power Effective 5-bit 600 MS/s Binary-Search ADC with Simplified Switching

    in Proc. IEEE International Midwest Symposium on Circuits and Systems – MWSCAS 2010

     pp. 29-32 Aug-2010
  49. Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, A Threshold-Embedded Offset Calibration Technique for Inverter-Based Flash ADCs

    in Proc. IEEE International Midwest Symposium on Circuits and Systems – MWSCAS 2010

     pp. 489-492 Aug-2010
  50. Yan Zhu, Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, Parasitics Nonlinearity Cancellation Technique for Split DAC Architecture by Using Capacitive Charge-Pump

    IEEE International Midwest Symposium on Circuits and Systems – MWSCAS 2010

     pp. 889-892 Aug-2010
  51. Yan Zhu, Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, A Voltage Feedback Charge Compensation Technique for Split DAC Architecture in SAR ADCs

    IEEE International Symposium on Circuits and Systems – ISCAS 2010

     pp. 607-611 May-2010
  52. Chi Hang Chan, Yan Zhu, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, A Voltage-Controlled Capacitance Offset Calibration Technique for High Resolution Dynamic Comparator

    in Proc. of 2009 International SoC Design Conference (ISOCC)

     pp. 392-395 Nov-2009
  53. Yan Zhu, Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, Si-Seng Wong, Parasitic Calibration by Two-Step Ratio Approaching Techinque for Split Capacitor Array SAR ADCs

    in Proc. of 2009 International SoC Design Conference (ISOCC)

     pp. 333-336 Nov-2009
  54. U-Fat Chio, Hou-Lon Choi, Chi Hang Chan, Si-Seng Wong, Sai Weng Sin, Seng-Pan U, R. P. Martins, Comparator-Based Successive Folding ADC

    IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PrimeAsia)

     pp. 117-120 Jan-2009
  55. Minglei Zhang; Yan Zhu; Chi-Hang Chan; Rui P. Martins, A 20GS/s 8b Time-Interleaved Time-Domain ADC with Input-Independent Background Timing Skew Calibration

    2021 Symposium on VLSI

     Jun-2021
People
Go to Top