A 0.46pJ/bit Ultralow-Power Entropy-Preselection-Based Strong PUF with Worst-Case BER<6.7×10⁻⁶

Jiahao Liu¹, Yan Zhu¹, Chi-Hang Chan¹, Rui Paulo Martins^{1,2} ¹University of Macau, Macao, China

Internet of things (IoT) devices become ubiquitous, interconnected platforms for everyday tasks, which dictate a growing demand for low-cost security primitives. Physically Unclonable Functions (PUFs) are one of the promising solutions for low-cost key storage and device authentication, where strong PUFs [1-5] are suitable for authentication due to the exponentially large challenge-response pairs (CRPs) space. Early strong PUFs were vulnerable to machine learning (ML) attacks [3], [4], while [1], [2], [5] introduce various nonlinear entropy cells to enhance resilience. However, they all suffer from low energy efficiency because many trivial entropy cells need to be activated for sufficient nonlinearity. Besides, with many enabled cells, a small number of challenge bits flipping only imposes a very small probability for the change on the final response, resulting in a poor standard deviation on their Hamming Weight (HW).

Unlike conventional strong PUFs where their nonlinearity of CRPs space relies on the number of enabled entropy cells, the nonlinearity of the presented EP-based PUF derives from two parts: 1) the nonlinear challenges-controlled selection front-end and 2) subthreshold-biased latch-based sub PUFs back-end, which in combination show a high resilience to ML attacks. The selection front-end simultaneously serves as the power-down indicator for trivial sub PUFs, enabling an outstanding energy efficiency of 0.46pJ/bit. Further incorporation with the unstable CRPs filtering scheme, the bit error rate (BER) in the worst-case is suppressed to less than 6.7×10-6. Besides, the presented structure with a randomness enhancement technique, allows the strong PUF to attain an excellent uniformity with a variance of the HW of 0.0051 which is 21.4-fold lower than [5].

The proposed strong PUF structure is shown in Fig. 1. The front-end selection network, realized based on an XOR tree, originates high nonlinearity when converting the challenge word $(C_0\text{-}C_{63})$ into sub-PUFs selection signals $(S_0,\ S_1).$ They enable one out of four subthreshold-biased latch-based entropy sources (Source A-D) by the decoder. Each source is configured by a quarter of the challenge bits and gives a one-bit response (R_o) after the decoder selection, while the remaining three-quarter work as the 'fake feature vector' to dramatically increase the nonlinearity. Profiting from this selection scheme, only a few PUF cells need activation while still maintaining a high nonlinearity, eventually fulfilling both low power and high resilience of ML attacks. To further enhance the randomness, R_o is XORed with $S_0\oplus S_1$ to give the final response R_F .

The block diagram and circuit schematic of the entropy source is displayed in Fig. 2. Each source consists of four set minimum-sized subthreshold-biased inverter arrays (SIA). Four challenge bits select 1 inverter out of 16 in each SIA. A quarter of the total challenge bits (C₀-C₁₅ for source A) configures the connection of the inverter array to form a latch for the response. When Reset=1, nodes V_p and V_n discharge to the Gnd to clean out their memory. When Reset = 0, depending on the random mismatches between the selected inverters, the formed latch regenerates a raw response. We utilize diode-connected transistors Mo, M1 to bias the inverters into the subthreshold region for better nonlinearity regarding the threshold voltage. Two voltage-controlled current sources are used to introduce current difference between nodes V_p and V_n, helping to identify unstable CRPs. The CRPs filtering is accomplished based on detecting the commonness of the response in three different modes. A normal response R_N is obtained when the signal Cal = 0. Under Cal = 1 and the same challenges, two extra responses R+ and R- are attained with a reversed polarity on the bias ($V_+ = V_- = \Delta V_{bias}$; V- = V+ = ΔV_{bias}). If three responses are equal, implying that the CRP owns a large mismatch, then the CRP is enrolled, otherwise

The EP-PUF, fabricated in 65nm CMOS, occupies a core area of 0.0122mm². The measured inter-die and intra-die Hamming

Distance, which presents the uniqueness and reproducibility, are 0.4996 and 0.0091, respectively, with 54.9× separation (Fig. 3a). The HW of R_F is measured to be μ =0.5010 and σ =0.0051 (Fig. 3b). The σ is 21.4-fold lower than [5], thus providing excellent uniformity across dies. We combine the variations of the temperature and supply voltage to measure the BER, with golden CRPs collected at 25°C and 1.2V supply voltage. The worst-case BER is 5.83% at -20°C and 1.08V (Fig. 3c). The increase of the biasing force (ΔV_{bias}) suppresses the worst-case BER of measured 150K CRPs to less than 6.7×10-6, proving outstanding stability (Fig. 3d).

We adopt the NIST SP800-22 suite to test the randomness of the raw response R_0 and enhanced $R_{\rm F}$. The randomness-enhanced scheme imposes P-values of $R_{\rm F}$ dramatically larger than R_0 (Fig. 4) Further, it improves the percentage of fabricated dies that pass the NIST Frequency Test from around 48% to 99% for 10K bitstream length. We utilize, three popular ML algorithms, including Support Vector Machine (SVM), Artificial Neuron Network (ANN), and Logistic Regression (LR), to attack the EP-PUF. The selection signals $(S_0,\,S_1)$ are combined with challenges to be the feature vector $(S_0,\,S_1,\,C_0,\,C_1,\,...,\,C_{63}),$ assuming the hacker somehow knows $(S_0,\,S_1)$ from the selection network. After training 1M CRPs (for SVM maximum CRPs are 100K due to the unacceptable time complexity), the prediction accuracy is still near 50%, verifying the EP-PUF has high resilience to ML attacks (Fig. 4).

The entire 264 CRP space of EP-PUF is constructed by the four entropy sources, each of which contains 2¹⁶ independent CRPs. To avoid these root CRPs (218 in total) being read out directly (assumed somehow the hackers have access to the design database), a simple obfuscation-based protection mechanism can be adopted as illustrated in Fig.5 (a). In Phase 1, the initial challenges (C₀, C₁, ..., C_{63}) are input to the EP-PUF, and responses (R₁, \overline{R}_1) are generated. Then in Phase 2, R_1 and \overline{R}_1 feedback to the original EP-PUF and bitwise XOR challenge bit C₀ and C₃₂, respectively, that ensures one of the entropy source selection bits S₀ and S₁ (Fig. 1) flips to increase obfuscation. Meanwhile, a new response R2 is generated. Finally, in Phase 3, R₁ and R₂ feedback to the original EP-PUF and bitwise XOR C₁₆, C₄₈ again to ensure that the initial selection bits in Phase 1 have equal probability to become any one of the cases, so as to maximize obfuscation. The final response R is based on XORing R₁, R₂, and R₃. Through this obfuscation scheme, even if the hackers can read the CRPs from the chip, they can only obtain the obfuscated CRPs but not those root ones.

Since the final response R is a function of the root CRPs, the remote server can reconstruct the whole CRPs space only by storing the 2^{18} root CRPs enrolled in the safe environment, which greatly reduces the storage overhead compared with conventional strong PUF. The stability-aware-based challenge selection scheme is illustrated in Fig. 5 (b). This obfuscation scheme only introduces a mild effect on the final bit error rate since a random challenge is only adopted if all computed sub-responses (R₁, R₂, R₃) in the server are stable. The worst-case BER' of final response R can be calculated as BER'=1-(1-BER)³, which is only tripled because the smaller the BER, the smaller the effect of this scheme. For the proposed EP-PUF, after CRPs filtering, the BER is already suppressed to a low level, therefore this obfuscation scheme fits the EP-PUF very well.

The summary of measurement results of EP-PUF and comparison with state-of-the-art strong PUFs are presented in Fig. 6. The proposed EP-PUF has superior randomness and resilience to ML attacks. It obtains 0.46pJ/bit energy efficiency at 520K bit rate, which is 17×, 206×, 39×, 24× lower than [1-3], [5], respectively. With the obfuscated-based protection mechanism, the root CRPs of EP-PUF are well-protected at a low cost. The chip micrograph is exhibited in Fig. 7.

Acknowledgement:

This work funded by The Science and Technology Development Fund, Macao SAR (File no. 0004/2020/AKP&SKL-AMSV(UM)-2020-2022) and University of Macau Grant (MYRG2019-00049-AMSV)

References:

[1] Y. Cao, et al., "A Low Power Diode-Clamped Inverter-Based Strong Physical Unclonable Function for Robust and Lightweight Authentication," *IEEE TCAS I: Reg. Papers*, vol. 65, no. 11, pp. 3864-3873, Nov. 2018.

²Universidade de Lisboa, Portugal




Fig. 1. System diagram of the proposed EP-based strong PUF.




Fig. 2. Simplified block diagram and circuit schematic of the nonlinear entropy source.




Fig. 3. (a) Measurement results of inter-die and intra-die Hamming Distance, (b) Hamming Weight of the response R_F , (c) BER across variations of temperature and supply voltage and (d) BER after CRPs filtering.




Fig. 4. NIST randomness test and machine learning attacks results.




Fig. 5. (a) System diagram of the proposed obfuscation-based protection mechanism for EP-PUF and (b) stability-aware-based challenge selection scheme.

	This Work	TCAS I'18 [1]	VLS1'20 [2]	ISSCC'15 [3]	VLSI'17 [5]	VLSI'17 [4]
Technology	65nm	40nm	14nm	40nm	130nm	28nm
Number of CRPs	~1.8×10 ¹⁹	~1.8×10 ¹⁹	~3.4×10 ³⁸	~5.5×10 ²⁸	~3.7×10 ¹⁹	~1.17×10 ¹¹
Bit Rate	520 Kb/s	500 Kb/s	106.7 Mb/s	1.6 Mb/s	6 Kb/s	1.1 Gb/s
BER in Worst Case	5.83%	6.1%	14.5%	9%	9%	10.5%
Worst-Case BER after Filtering	< 6.7×10 ⁻⁶	0.82%	0.26%	< 1×10 ⁻⁸	0.4%	ı
Power	240nW	3.85uW	10.1mW	28.4uW	68nW	-
Energy Efficiency(pJ/bit)	0.46	7.7	94.7	17.75	11	0.097
Uniqueness(μ/σ)	0.4996/0.0242	0.4989/0.0576	0.498/-	0.5007/0.0627	0.499/0.043	0.483/-
Uniformity(\mu/\sigma)	0.5010/0.0051		0.5/-	-	0.528/0.109	-
V DD Range(V)	1.08~1.32	0.9~1.3	0.65~0.85	0.7~1.2	1.08~1.32	0.5~0.9
Temperature Range(℃)	-20~125	-40~90	0~100	-20~125	-20~80	0~80
ML Prediction Accuracy (Maximum Number of Training Samples)	50% (1M)	50% (10K)	50% (6M)	-	60% (10K)	89% (10K)
Enrollment CRPs (for 10 ⁿ CPRs)	218	10"	211	10 ⁿ	10 ⁿ	10 ⁿ

Fig. 6. Measurement results and comparison with state-of-the-art strong PUFs.




Fig. 7. Chip micrograpy of EP-PUF.

Additional References:

- [2] V. Suresh, et al., "A 0.26% BER, 10²⁸ Challenge-Response Machine-Learning Resistant Strong-PUF in 14nm CMOS Featuring Stability-Aware Adversarial Challenge Selection," *IEEE Symp. VLSI Circuits*, pp. 1-2, 2020.
- [3] K. Yang, et al., "A Physically Unclonable Function with BER<10-8 for Robust Chip Authentication Using Oscillator Collapse in 40nm CMOS," *ISSCC*, pp. 254-255, 2015.
- [4] S. Jeloka, et al., "A sequence dependent challenge-response PUF using 28nm SRAM 6T bit cell," *IEEE Symp. VLSI Circuits*, pp. C270-C271, 2017.
- [5] X. Xi, et al., "Strong subthreshold current array PUF with 2⁶⁵ challenge-response pairs resilient to machine learning attacks in 130nm CMOS," *IEEE Symp. VLSI Circuits*, pp. C268-C269, 2017.