## 9.6 A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial-Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration

Yan Song<sup>1</sup>, Yan Zhu<sup>1</sup>, Chi Hang Chan<sup>1</sup>, Rui Paulo Martins<sup>1,2</sup>

<sup>1</sup>University of Macau, Macau, China <sup>2</sup>Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

The noise-shaping SAR (NS-SAR) hybrid architecture has shown its potential in achieving tens of MHz bandwidth (BW) together with high resolution [1-2]. However, in [1], the performance is debilitated by the passive 1<sup>st</sup>-order NS, thus limiting the achievable SNDR below 70dB; while with an NS order as high as 4 for SNDR > 70dB based on the interleaving structure [2], power-hungry preamplifiers are essential for residue summation and low-noise targets, which in consequence restricts its Schreier FoM (FoMs) to 166dB. Whereas the 0-1 MASH SDM based on the pipeline-SAR structure retains an FoMs > 170dB [3], the speed of this single-channel ADC is confined by the 1st-stage with the BW of 12.5MHz, and its power-hungry residue amplifier (RA) occupies > 70% of the total ADC power. Besides, its inter-stage offset and gain mismatch are only foreground calibrated, thus suffering from VT variations. Last but not least, it accommodates an area-hungry bit weight calibration to ensure the DAC linearity. In the presented SAR-assisted NS pipeline ADC, a 2-input-pair dynamic amplifier is used for both pipeline operation and error feedback (EF) residue summation, thereby ensuring good power efficiency overall. Besides, a partial interleaving (PI) structure is adopted to relieve the speed constraint from the 1<sup>st</sup>-stage, which also allows introducing DWA to the PI-DACs without extra timing overhead.

Figure 9.6.1 illustrates the 6+5b SAR-assisted NS pipeline ADC with 1b overlapping between two stages, showing a single-ended circuit only, where the actual implementation is fully differential. Different from the conventional SARassisted pipeline ADC, after each conversion the full residue voltage of the 2<sup>nd</sup>-stage (V<sub>res2</sub>) is extracted, fed back to the unity-input-pair of the RA and added to the amplified 1st-stage residue voltage (V<sub>res1</sub>) in the following amplification phase. The summed and amplified voltage is further quantized in the 2<sup>nd</sup>-stage ADC, thereby the EF NS is realized. In this design, an additional residue feedforward (FF) path is added in the  $2^{nd}$ -stage, where  $V_{res2}$  is quantized together with the input in the next conversion cycle through the 2-input-pair comparator. Despite the fact that the extra input pair of the comparator leads to additional noise, unlike conventional FF NS-SAR ADCs [4], such noise can be suppressed by the inter-stage gain on top of the NS in this design. With such a setup, the NTF of this EF-FF NS structure is  $(1-z^{-1})/(1+z^{-1})$ , where the FF path introduces a negative pole, leading not only to additional noise suppression at low frequency but also a sharper high-frequency slope of the NTF than the standard 1st-order NTF. Consequently, the presented design allows a small OSR for high BW while maintaining a sufficient NS effect.

Figure 9.6.1 also exhibits the circuit details of the adopted RA [4] with 2-input pair for residue summation. During the 1<sup>st</sup>-stage sampling ( $\phi_s$ ) and conversion phase (Clk<sub>1</sub>),  $\phi_a$  is low to disconnect the 1<sup>st</sup>-stage DAC from the RA input, isolating the interference induced by the variable input capacitance from the RA. Afterward,  $\phi_a$  goes high to perform amplification and EF residue summation simultaneously. The inter-stage gain is selected as 8 to ensure the RA's linearity and a low additional noise from the extra unit input-pair. An attenuation capacitor introduced in the 2<sup>nd</sup>-stage allows both stages sharing the same reference voltage. To avoid extra time for residue feedback and feed-forward, the attenuation capacitor is further equally split into two capacitors ( $C_{e1}$  and  $C_{r1}$ ), while another two identical capacitors ( $C_{e2}$  and  $C_{r2}$ ) are added for a ping-pong operation. This is controlled by  $\phi_{ns}$ , where  $C_{e1}/C_{r1}$  and  $C_{e2}/C_{r2}$  are alternatively configured as the loading capacitors of the RA or the residue feedback/feed-forward capacitors, respectively.

The speed of the conventional high-resolution pipeline-SAR structure is often restricted by the 1<sup>st</sup>-stage, where it has to accomplish the sampling and conversion with a large DAC, as well as a long amplification time for low noise from the RA. In this work, a coarse SAR quantizer with a partial interleaving (PI) technique is utilized to relieve such speed constraints. The decisions of the full-speed coarse SAR ADC are transferred to two time-interleaved (TI) large DACs (LDACs) to originate the 1<sup>st</sup>-stage residue on LDAC1 and LDAC2 alternatively. Thanks to the PI structure, the LDAC1/2 only needs to complete either the code-transfer and amplification or sampling operations in a single ADC period. It simultaneously

extends the available sampling time for the LDACs, thus relaxing the bootstrapped sampling front-end design. Besides, the timing mismatch requirement between the TI clocks ( $\phi_{s1}$  and  $\phi_{s2}$ ) is not critical (< 6ps) due to the 40MHz BW target. While the 6b coarse SAR can run fast with a small DAC, the DWA is inserted on the first 3 MSBs of the LDAC during the code-transfer, which induces no additional timing overhead as they are settled together with the remaining 3 LSBs. Since the 3-MSB mismatch error in the LDAC is 1st-order shaped by the DWA, the unit capacitor matching requirement decreases from 0.49% to 0.08%, which in turn eases the DAC area and the PI structure-induced area overhead. Eventually, only a kT/C-limit-sized LDAC is necessary. To correct the gain error of the main input pair in the RA, a dither-based LMS background calibration [5] is adopted, tuning  $I_{h1}$  and  $I_{h2}$  in the dynamic amplifier. A 1b pseudo-random number (PRN) is injected in the dummy unit capacitor after the first 6b conversion, which ensures a short calibration convergence time by reducing the interference from the input component. The EF unit gain is un-calibrated and the SQNR only degrades by 3dB with a large 25% gain variation.

Figure 9.6.3 presents the concept of the proposed calibration scheme, based on aligning the sign decisions of the residue voltage ( $V_{res1}$ ) before and after amplification. The sign of the amplified  $V_{res1}$  can be directly accessed with D[5], while the sign of  $V_{res1}$ , i.e.  $D_{res}$ , is acquired by an extra comparison in the 1<sup>st</sup>-stage coarse SAR ADC that decouples the large DAC operation and allows the amplification processing in parallel. Such a scheme does not require extra phases or a critical input condition; it also has a high activation rate as the input is well randomized with 6b quantization by the 1<sup>st</sup> stage. When  $D_{res} = 0$  and D[5] = 1 are detected, it indicates an overall positive offset voltage, then a negative calibration voltage ( $V_{cal}$ ) is fed back to an extra calibration input pair of the 1<sup>st</sup>-stage comparator to align the inter-stage offset; conversely,  $V_{cal}$  becomes more positive when  $D_{res} = 1$  and D[5] = 0. This calibration aligns the inter-stage offset of the 1<sup>st</sup> ( $V_{os1}$ ) and 2<sup>nd</sup> stage ( $V_{os2}$ ) comparator, as well as the RA ( $V_{os,RA}$ ). A charge pump circuit generates  $V_{cal}$  and all the calibration logic is on-chip.

Fabricated in 28nm CMOS, the ADC occupies an active area of 0.016mm<sup>2</sup>, including the offset calibration circuit (Fig. 9.6.7). It obtains a 40MHz BW at a 600MHz sampling frequency with an OSR of 7.5. Figure 9.6.4 plots the FFT spectrum of the ADC with -0.5dBFS input at 2MHz. The measured SNDR, SNR and SFDR are 75.2dB, 76.3dB and 87.1dB, respectively, with DWA, offset and gain calibration. It also shows that the SNDR variation is less than 2dB across 5 samples with all calibrations enabled. Figure 9.6.5 shows the SNR/SNDR versus the input amplitude and the ADC power breakdown. The measured dynamic range (DR) is 76.6dB and the ADC consumes 2.56mW from a 1V supply. Figure 9.6.6 summarizes the measured performance of this work and compares it with the state-of-the-art SAR-type NS ADCs with similar bandwidths. The presented ADC achieves an FoM<sub>s</sub> of 177.1dB, showing a good energy efficiency with a BW > 10MHz and an SNDR > 70dB.

## Acknowledgement:

This work was Funded by The Science and Technology Development Fund, Macau SAR (File no. 0108/2019/A2) and Research Grants of University of Macau (MYRG2018-00104-AMSV). The authors would like to thank Mr. Un Pang Lei and Chi Wai Tang for tape-out support.

## References:

[1] Y. Lin et al., "A 40MHz-BW 320MS/s Passive Noise-Shaping SAR ADC with Passive Signal-Residue Summation in 14nm FinFET," *ISSCC*, pp. 330-332, Feb. 2019.

[2] L. Jie et al., "A 50MHz-Bandwidth 70.4dB-SNDR Calibration-Free Time-Interleaved 4th-Order Noise-Shaping SAR ADC," *ISSCC*, pp.332-334, Feb. 2019. [3] Y. Song et al., "A 77dB SNDR 12.5MHz Bandwidth 0-1 MASH  $\Sigma\Delta$  ADC Based on the Pipelined-SAR Structure," *IEEE Symp. VLSI Circuits*, pp. 203-204, June 2018.

[4] C. Liu and M. Huang, "A 0.46mW 5MHz-BW 79.7dB-SNDR Noise-Shaping SAR ADC with Dynamic-Amplifier-Based FIR-IIR Filter," *ISSCC*, pp. 466-467, Feb. 2017.

[5] S. Li, et al., "A 13-ENOB 2nd-Order Noise-Shaping SAR ADC Realizing Optimized NTF Zeros Using an Error-Feedback Structure," *ISSCC*, pp.234-236, Feb. 2018.

[6] Y. Lim, et al., "A Calibration-free 2.3 mW 73.2 dB SNDR 15b 100 MS/s Four-Stage Fully Differential Ring Amplifier Based SAR-Assisted Pipeline ADC," *IEEE Symp. VLSI Circuits*, pp. C98-C99, June 2017.



9

