# A 4x Time-Domain Interpolation 6-bit 3.4 GS/s 12.6 mW Flash ADC in 65 nm CMOS

Jianwei Liu<sup>1,2</sup>, Chi-Hang Chan<sup>1</sup>, Sai-Weng Sin<sup>1,2</sup>, Seng-Pan U<sup>1,2</sup>, and Rui Paulo Martins<sup>1,2</sup>

Abstract— A 6-bit 3.4 GS/s flash ADC in a 65 nm CMOS process is reported along with the proposed 4x time-domain interpolation technique which allows the reduction of the number of comparators from the conventional  $2^{N-1}$  to  $2^{N-2}$  in a N-bit flash ADC. The scheme effectively achieves a proposed 4xinterpolation factor with simple SR-latches without extra clocking and calibration hardware overhead in the interpolated stage where only offset between the 2<sup>N-2</sup> comparators needs to be calibrated. The offset in SR-latches is within ±0.5 LSB in the reported ADC under a wide range of process, voltage supply, and temperature (PVT). The design considerations of the proposed technique are detailed in this paper. The prototype achieves 3.4 GS/s with 5.4-bit ENOB at Nyquist and consumes 12.6 mW power at 1 V supply, yielding a Walden FoM of 89 fJ/conversion-step.

*Index Terms*—Flash ADC, time comparator, 4x timedomain interpolation, SR-latch

## **I. INTRODUCTION**

Low-power gigahertz sampling rate ADCs are in high demand for the next generation communication systems. Recently, time-interleaved (TI) and multi-bit ADCs based on low-power SAR-type sub-ADCs have entered the mainstream of high-speed and show good energy

<sup>1</sup>State Key Laboratory of Analog and Mixed-Signal VLSI

E-mail : ivorchan@ieee.org

efficiency in this range of specifications [1-4]. Nevertheless, high-speed TI ADCs have calibration overhead issues due to mismatches between sub-channels, whereas flash ADCs are known as the fastest single channel ADC architecture achieving GS/s conversion speeds which relies on the parallelism operation of the comparators. This keeps flash ADCs still attractive for high speed applications. However, its number of comparator grows exponentially with the bit resolution leading to a large area overhead. Besides, the power dissipation is also not efficient because only a single comparator is critical at each conversion whereas the rest are just dissipating power to obtain a trivial answer. In particular, the size and power consumption of comparators is usually large when considering fast latching speed without pre-amplifiers. Thus, the input capacitance also increases, which reduces the bandwidth of the input network. In addition, the ADC performance tends to degrade as signal frequency increases, since the enlarged area due to a large number of comparators implies a different timing errors of the distributed clock and the input signal in all comparators.

Allowed by technology scaling, x2 interpolation techniques that reduce the number of the first stage comparators by half, have been reported using only dynamic comparators [5] or SR-latches [6]. However, in the applications where lower power and wider signal bandwidth are requested, a higher interpolation factor larger than two is preferable, which will reduce hardware complexity and related burdens such as input capacitance and clock distribution. A total interpolation factor of 4 is proposed in [7] with a two-stage cascaded latch interpolation technique. But, it requires background calibration in order to eliminate the offset in the  $2^{nd}$  stage

Manuscript received Feb. 28, 2016; accepted May. 2, 2016

<sup>&</sup>lt;sup>2</sup> Dept. of ECE, University of Macau, Macao, China Seng-Pan U is also with the Synopsys Macau Limited. R. P. Martins is on leave from Instituto Superior Técnico (IST)/Universidade de Lisboa, Portugal (E-mail: rmartins@ umac.mo)

latches, besides the 1<sup>st</sup> stage comparators. This adds hardware complexity and higher power consumption.

This paper reports a time-interpolation flash ADC [8] which achieves the same interpolation factor as [7]. However, the interpolated SR-latches do not require extra calibration or clock control; therefore, the design complexity and hardware overhead is low. Only 16 comparators are required in the proposed 6-bit flash ADC; therefore, both the input capacitance and the power of the clock buffers are reduced. The measurement results are also presented to show the effectiveness of the proposed interpolation technique. The power consumption is 12.6 mW at 3.4 GS/s with 1 V supply and achieving 34.2 dB SNDR at Nyquist input rate. Design considerations of the proposed technique are also discussed, especially on its non-ideality due to the process, supply voltage and temperature (PVT) variation. The analysis shows that the interpolation technique is robust in low-to-moderate resolution design.

The paper is organized as follows: Section II shows the architecture of this work. Section III describes the working principle of the proposed 4x time-domain interpolation technique and discusses its non-ideality effect under PVT variation. Section IV and V depicts the measurement results and draws a conclusion.

## **II. ADC ARCHITECTURE**

Fig. 1 illustrates the architecture of the proposed 4x time-domain interpolation flash ADC. For simplicity, the architecture is described in a single-ended version. The ADC mainly consists of a bootstrapped-switch sampling front-end, a reference ladder for reference generation, 16 dynamic comparators (CMP), 45 SR-latches which are interpolated between every two adjacent CMPs' output, a digital encoder and a digital offset calibration circuit for the dynamic comparators. The architecture of CMP is StrongArm with NMOS transistors as the inputs [13] plus an extra input pair for calibrating its offset voltage. The calibration procedure is similar as [14]. In the comparison phase, the CMPs compare the sampled signal with their corresponding reference voltages and then the interpolated SR-latches compare the time difference from every two adjacent CMPs' outputs. In the end, the obtained 61 bits thermometer codes (from both CMPs and SR-latches) are stored and encoded in a four-



Fig. 1. Overall ADC architecture.

sectioned ROM-based encoder [12]. Their outputs are then further decoded by the binary decoder logic circuits. With the interpolation, the number of comparators in the proposed architecture is reduced to only 16 for 6-bit from the conventional flash ADC design.

## III. PROPOSED 4x TIME-DOMAIN INTERPOLATION

#### 1. Diagram of 4x Time-Domain Interpolation

Fig. 2 shows a detailed configuration of the proposed 4x time-domain latch interpolation technique (one unit). It consists of two stages where the 1st stage includes two comparators and the 2<sup>nd</sup> stage has three interpolating SRlatches. The 1<sup>st</sup> stage comparators (CMP1 and CMP2) compare the input signal (Vin) with their corresponding reference voltages (V<sub>REF</sub>[k-2] / V<sub>REF</sub>[k+2]). Further, three comparators are removed between CMP1 and CMP2, which are supposed to have their reference voltages as:  $V_{REF}[k-1]$ ,  $V_{REF}[k]$  and  $V_{REF}[k+1]$  which divides the voltage between  $V_{REF}[k-2]$  and  $V_{REF}[k+2]$  to 4 equal parts. Instead, the decisions of these reference voltages are given in the SR-latches in the 2<sup>nd</sup> stage. The inverters between the CMPs and SR-latches are used as buffers and change the falling edges of outputs of CMPs to rising edges as shown in Fig. 2. So the NAND-based SR-latches can be



Fig. 2. Proposed 4x time-domain interpolation architecture.

used in cascade for better sensitivity, speed and power under the same area as the NOR-based. There is a total of 3 SR-latches in the 2<sup>nd</sup> stage and only 2 with deliberate built-in time offset (1 and 3) and latch 2 is with zero offset. These 3 SR-latches compare the time difference at the neighboring comparator's outputs (QB<sub>2</sub> and Q<sub>1</sub>) and generate extra three decisions for reference voltages at  $V_{REF}[k-1]$ ,  $V_{REF}[k]$  and  $V_{REF}[k+1]$  as explained in detail next.

#### 2. Principle of the 4x Time-Domain Interpolation

Most models of bi-stable circuits operating in latches assume that the cross-coupled gate circuits act as two linear amplifiers in its first order model and the time required for the latch to regenerate to a valid-logic-level  $(V_{valid})$  is [9]:

$$t_{comp} = \tau_{reg} \cdot \ln\left(\frac{V_{valid}}{\Delta V_{in}}\right) \tag{1}$$

where  $\Delta V_{in}$  is the initial voltage at the beginning of the latching phase, and the time constant  $\tau_{reg}$  is the product of  $g_m$  and  $C_L$ , which is the transconductance and load capacitance of the amplifier in the bi-stable circuit, respectively. For the two adjacent comparators in the flash ADC as shown in Fig. 2, the time difference  $\delta t_{comp}$  of both rising/falling edge is given by

$$\delta t_{comp} = t_{comp1} - t_{comp2} = \tau_{reg} \ln \left( \frac{V_{LSB} - \Delta V_{in}}{\Delta V_{in}} \right)$$
(2)

where  $V_{LSB}$  is the LSB voltage of the ADC. Referring to Fig. 2 of the 4x time latch interpolation scheme, when  $V_{in}$ 



Fig. 3. Simulated transient behaviors of two adjacent comparators in Flash ADC with input equal to three threshold of zero-crossing (a)  $V_{in}=V_{REF}[k]$ , (b) $V_{in}=V_{REF}[k-1]$ .

is at the center of  $V_{REF}[k-2]$  and  $V_{REF}[k+2]$  ( $V_{in}=V_{REF}[k]$ and  $\Delta V_{in}=V_{LSB}/2$ ), the time difference  $\delta t_{comp}$  between  $V_{o1}^{+}$  and  $V_{o2}^{-}$  or  $V_{o1}^{-}$  and  $V_{o2}^{+}$  is zero. The positive output of CMP1 and negative output of CMP2,  $V_{o1}^{+}$  and  $V_{o2}^{-}$ , fall from supply (VDD) to ground (zero) simultaneously and their signals' behavior in this case is plotted in Fig. 3(a). In the other case, when  $V_{in}$  is at  $V_{LSB}/4$  away from  $V_{REF}[k-2]$ , i.e.,  $V_{in}=V_{REF}[k-1]$  and the time difference  $\delta t_{comp}$  between  $V_{o1}^{+}$  and  $V_{o2}^{-}$  ( $\delta t$ ) can be obtained from (2), where  $\delta t = \tau_{reg} ln3$  with  $\Delta V_{in} = V_{LSB}/4$ . Besides,  $V_{o2}^{-}$  falls faster than  $V_{o1}^{+}$  in this case as shown in Fig. 3(b). While if  $V_{in}=V_{REF}[k+1]$ , the absolute time difference between  $V_{o1}^{+}$  and  $V_{o2}^{-}$  keeps the same except that  $V_{o1}^{+}$  falls faster than  $V_{o2}^{-}$  with the case when  $\Delta V_{in}=3V_{LSB}/4$ .

The regeneration time of CMP1 and CMP2 with the adopted size versus different  $V_{in}$  between  $V_{REF}[k-2]$  and  $V_{REF}[k+2]$  is shown in Fig. 4. It can be observed that the time difference  $\delta t_{comp}$  of CMP1 and CMP2 is determined by the input. Thus, the time difference contains more than binary information of the input. If more time information can be detected, more bits resolution can be obtained. In this work, the time difference  $\pm \delta t$  and 0, corresponding to



Fig. 4. Regeneration time with different input voltage between  $V_{REF}[k-2]$  and  $V_{REF}[k+2]$ .



Fig. 5. Circuit schematic of the adopted SR-latch.

B, C and A as shown in Fig. 4, are detected by zerocrossing detectors at reference voltages of  $V_{REF}[k-1]$ ,  $V_{REF}[k]$  and  $V_{REF}[k+1]$ .

Simple NAND-based SR-latches are used to detect the time difference  $\delta t_{comp}$  in this design. The latch with symmetrical configuration have a zero-crossing at  $\delta t_{comp}$ = 0. To detect the  $\delta t_{comp}$  at  $\pm \delta t$ , deliberate mismatches are inserted in the NAND-based SR-latch as depicted in Fig. 5. Mismatched sizes in the bi-stable circuit in the NAND-based SR-Latch generating two different time constants which give rise to a time reference ( $\delta t_{SR}$ ) with a new zero-crossing point. The negative time reference can be obtained by simply swapping the input (S & R). It is worth noting that although unbalance is intentionally inserted in the latch for the time reference, it does not affect the time difference  $\delta t_{\text{comp}}$  of comparators in the first stage. This is because there are two SR-latches with positive and negative time reference that are cascaded at  $Q_1$  and  $QB_2$ , and the total loads between  $Q_1$  and  $QB_2$  are equal.

## **3. PVT Analysis of the Proposed Interpolation Technique**

The adopted comparator circuit schematic is shown in Fig. 6. The adopted sizing of the latch with time



Fig. 6. Circuit schematic of the adopted comparator.

Table 1. Sizes of latch/comparator

(a) Sizes of SR-latch as the time comparator

Name W/L Type (um/um)	M1&M2	M3&M4	M5&M6	M7&M8
Adopted size	1.03/0.06	0.4/0.06	0.4/0.06	1.03/0.06
Minimal size	1.9/0.06	0.4/0.06	0.4/0.06	1.9/0.06

(b) Sizes of StrongArm architecture comparator

Name W/L Type (um/um)	M1-M4	M5&M6	M7&M8	M9&M10	M11&M12	M13&M14
Adopted size	2/0.06	1/0.06	1.2/0.06	0.6/0.06	0.9/0.06	0.5/0.06
Minimal size	0.5/0.06	0.3/0.06	0.4/0.06	0.2/0.06	0.3/0.06	0.2/0.06

reference and the ArmStrong comparator in this design is shown in Table 1(a) and (b), respectively. Since the total size between M1-M4 and M5-M8 keeps the loading of Q and QB equal, the time reference ( $\delta t_{SR}$ ) at zero-crossing between S & R mainly originates from the mismatches of the transconductance (gm) of the transistors in the bistable circuit. In the bi-stable circuit model from [9], the authors show that the triggering point of the regenerative circuit is dependent on the  $\tau$  of the crosscoupled amplifiers. If the  $\tau$  are exactly matched in both branches of the cross-coupled amplifiers, the time offset  $\delta t_{SR}$  is zero. On the other hand, the mismatched  $\tau$ between the branches gives rise to  $\delta t_{SR}$ . Since the comparators and SR-latches are both NAND-based,  $\delta t_{comp}$  and  $\delta t_{SR}$  abide by the same property [9]. This makes the offset between  $\delta t_{comp}$  and  $\delta t_{SR}$  change in a similar manner under PVT variation. Thus, the sizeweighted time offset in the NAND-based SR-Latch is

			-		
Corner $\delta t_{comp}/\delta t_{SR}$ (ps/ps) Type	FF	FS	TT	SF	SS
Adopted size	7.0/7.6	7.5/7.8	7.9/7.9	8.5/7.9	8.9/8.6
Minimal size	13.0/13.7	12.8/14.0	14.4/14.4	16.5/15.7	18.5/16.2

(a) Only corner changes

Table 2. Variations of  $\delta t_{SR}$  and  $\delta t_{comp}$  under PVT

	ige	chan	tage	voli	ply	n	/ su	nl∿	) (	(b)	
--	-----	------	------	------	-----	---	------	-----	-----	-----	--

$\begin{tabular}{c} Voltage/V \\ \hline \delta t_{comp}/\delta t_{SR} \\ Type (ps/ps) \end{tabular}$	0.9	1.0	1.1
Adopted size	8.8/8.3	7.9/7.9	7.5/8.0
Minimal size	16.0/15.0	14.4/14.4	13.1/14.6

(c) Only temperature changes

$\begin{array}{c c} Temp./^{\circ}C \\ \hline \delta t_{comp}/\delta t_{SR} \\ Type & (ps/ps) \end{array}$	-45	27	125
Adopted size	6.6/6.2	7.9/7.9	9.8/9.2
Minimal size	12.0/11.3	14.4/14.4	16.78/17.8

robust to PVT variation in low-to-medium resolution designs and does not need calibration like in [7].

Table 2 lists the  $\delta t_{comp}$  at Vin=V<sub>REF</sub>[k+1] and the corresponding time reference  $\delta t_{SR}$  under corner (Table 2(a)), supply (Table 2(b)) and temperature (Table 2(c)) variation. The results are obtained from the interpolated latch at the boundary reference (worst case in this design) with post-layout simulation in Spice level with the adopted sizes in this design. Table 2(a)-(c) show the variation of  $\delta t_{comp}$  and  $\delta t_{SR}$  under four process corners, under 125°C and -45°C, as well as under ±10% supply voltage deviation.

In the TT corner at 27°C, with 1.0V voltage supply,  $\delta t_{comp} \approx \delta t_{SR} \approx 7.9 \text{ ps}$  where the time reference is achieved by unbalance sizing in the latch. When the corner changes,  $\delta t_{comp}$  and  $\delta t_{SR}$  also changes in the same direction and the relative change rate is within 7.6% with the adopted sizes. The trend is kept when the voltage supply or temperature changes and the relative change rate is within 3.8% and 7.6%, respectively. That gives rise to a very small offset between  $\delta t_{comp}$  and  $\delta t_{SR}$  as shown in Fig. 7.



Fig. 7. Equivalent input offset of SR-latches.

Besides, we also perform another simulation analysis which reduces the size of comparators in the 1<sup>st</sup> stage to almost minimal. Since small size in the comparator makes  $\delta t_{comp}$  large,  $\delta t_{SR}$  also needs to be scaled. Accordingly, the size of SR-latch is modified as shown in Table 1 (minimal size row) and variations of  $\delta t_{SR}$  and  $\delta t_{comp}$  versus PVT variation is listed in Table 2(a)-(c) (minimum size row). The trends are similar to that of the adopted size except that  $\delta t_{SR}$  and  $\delta t_{comp}$  is nearly doubled. Therefore, it can be concluded that the proposed technique is not heavily depended on the size of the comparator design. This characteristic is again due to the similar variation on the time constant in the comparator and the latch circuits.

To confirm the above assumptions, we also extract the transconductance (gm) value of the transistors from comparator and latch circuits with the adopted sizing. The gm %-variation with respect to the TT corner, 1.0V supply and 27°C from the comparator and SR-latch is depicted in Table 3. It shows that the gm drifted ratio from comparator and SR-latch have a similar trend as the delay. The residual gm variation differences lead to a small input-referred offset of SR-latch which is within 0.1 LSB as shown in Fig. 7. It is also worth noting that similar result is obtained with minimal sizing configuration. It can also be observed that the variation between  $\delta t_{comp}$  and  $\delta t_{SR}$  (as well as the gm) do not follow exactly. This is because 1) the different architecture of the StrongArm comparator and NAND-based SR-Latch. 2) The regeneration time will be affected by other transistors and parasitics.

#### **IV. MEASUREMENT RESULTS**

The circuit was implemented by using a 65 nm CMOS

 Table 3. Gm change rate (%) under PVT with the adopted size in comparator and SR-latch

Corner Gm variation Type %	FF	FS	SF	SS
SR-latch	8.9	2.6	-2.6	-8.9
Comparator	16.7	10.1	-9.7	-12

(a) Only corner changes

#### (b) Only supply voltage changes

Voltage/V Gm variation Type	0.9	1.1
SR-latch	-16.2	5.6
Comparator	-7.7	7.7

(c) Only temperature changes

Temp./°C Gm variation Type %	-45	125
SR-latch	11.4	-18.7
Comparator	10	-15.6

335µm		-					
70µm		Ca	libra	atio	1		
	CCCCCC	and the second	ADC		1/2	μm	
				and a	175		
PROCOCERCER			/µn				
			-	si an		11 12 13	

Fig. 8. Chip layout.

process. The chip, shown in Fig. 8, consists of the proposed 4x time-domain interpolation technique and calibration circuits for the comparators in the 1<sup>st</sup> stage. The active core area of the proposed ADC occupies 0.025mm<sup>2</sup>. The ADC has a full-scale input range of 0.8 Vpp differential and an input capacitance of only 120 fF including parasitics. Fig. 9 illustrates the measured FFT plotted at near Nyquist input frequency with on-chip offset calibration. The SNDR before calibration is 18.6 dB and after calibration it improved to 34.2 dB. At high input frequency, the 3rd harmonic limits the SFDR which is due to the sampling nonlinearity and edging effect of the boundary comparators. Fig. 10 shows the measured dynamic performance across different sampling frequencies with low frequency input. It can be seen that the prototype maintains a constant SNDR in a wide range



Fig. 9. Measured FFT spectrum at fin = 1.67 GHz.



Fig. 10. Measured SFDR/ SNDR v.s. sampling frequencies.



Fig. 11. Measured SNDR/SFDR vs. input frequencies.



Fig. 12. Measured DNL/INL before and after calibration.

of sampling frequencies. Fig. 11 shows the measured dynamic performances across different input frequencies at 3.4 GS/s. The SNDR remained above 32 dB until a 1.8 GHz input. Fig. 12 shows the measured static performance. The on-chip offset calibration improves DNL from 3.75/-1 LSB to 0.48/-0.37 LSB and the INL from 4.21/-6.34 LSBs to 0.64/-0.48 LSBs. Fig. 13 compares this design with all state-of-the-art ADCs from ISSCC and VLSI conferences [15] with sampling frequencies larger than 2 GHz. For single channel designs,



**Fig. 13.** FoM for previously reported >2GS/s in ISSCC and VLSI and this work.

	[7]	[6]	[5]	[10]	This work
Architecture	Flash	Flash	Flash	Flash	Flash
Resolution (bit)	7	6	6	6	6
Technology (nm)	65	40	90	32 SOI	65
Sampling Rate (GS/s)	2	3	4.1	5	3.4
Supply Voltage (V)	1.2	1.1	1.2	0.85	1.0
Power (mW)	20.7	11	76	8.5	12.6
ENOB @Nyquist	6.04	5.21	5.05	4.85	5.39
Area (mm <sup>2</sup> )	0.2	0.021	-	0.02	0.034
Input capacitor (fF)	70	72	-	135	120
Offset Calibration	On chip				
FoM @Nyq (fJ/conv.step)	157	100	625	59.6	89

Table 4. Performance Summary

the proposed ADC only has a higher FoM than one circuit in 32nm SOI. Table 4 summarizes and compares the overall measured performance with state-of-the-art flash ADCs. The total power consumption is 12.6 mW, at 3.4 GS/s from 1 V supply, where the analog and digital blocks consume 9.1 mW and 3.5 mW, respectively. This work exhibits an excellent FoM of 89 fJ/conv.-step @Nyquist for the high-speed single channel flash ADC.

## **V. CONCLUSIONS**

A low-voltage 4x time-domain latch interpolation technique is proposed which can reduce the number of dynamic comparators by 4-fold in conventional flash ADCs with only dynamic power consumption. By utilizing the time difference between two neighboring dynamic comparators, the interpolation technique shows a moderate level of tolerance on the PVT variation, with satisfactory measured performance from verified silicon results.

### **ACKNOWLEDGMENTS**

This work is funded by the Research Committee of University of Macau and Macao Science and Technology Development Fund (055/2012/A2).

## REFERENCES

- C-H. Chan, et Al., "A 5.5mW 6b 5GS/S 4×-Interleaved 3b/cycle SAR ADC in 65nm CMOS," *ISSCC Dig. Tech. Papers*, pp. 1-3, Feb. 2015.
- [2] E. Alpman, et Al., "A 1.1V 50 mW 2.5 GS/s 7 b time-interleaved C-2C SAR ADC in 45 nmLP digital CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 65–77, 2009.
- [3] C.-H. Chan, et Al., "A 3.8mW 8 b 1 GS/s 2 b/cycle interleaving SAR ADC with compact DAC structure," *in Dig. Symp. VLSI Circuits*, pp. 86–87, 2012.
- [4] D. Stepanovic, et Al., "A 2.8 GS/s 44.6 mW timeinterleaved ADC achieving 50.9 dB SNDR and 3 dB effective resolution bandwidth of 1.5 GHz in 65 nm CMOS," *in Dig. Symp. VLSI Circuits*, pp. 84– 85, 2012.
- [5] J.-I. Kim, et Al., "A 6-b 4.1GS/s Flash ADC With Time-Domain Latch Interpolation in 90-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 48, no. 6, pp. 1429-1441, Jun. 2013
- [6] Y. -S Shu, "A 6b 3GS/s 11mW Fully Dynamic ADC in 40nm CMOS with Reduced Number of comparators," *Symp. VLSI Circuits*, pp. 26-27, Jun. 2012.
- J.-I. Kim, et Al., "A 65 nm CMOS 7b 2 GS/s 20.7 mW Flash ADC With Cascaded Latch Interpolation," *IEEE J. Solid-State Circuits*, vol. 50, no.10, pp. 2319-2330, Oct. 2015.
- [8] J. Liu, et Al., "A 89fJ-FOM 6-bit 3.4GS/s flash ADC with 4x time-domain interpolation, *IEEE Asian Solid State Circuits Conf. (A-SSCC)*, pp. 1-4, Nov. 2015.
- [9] Kinniment D. J, et Al, "Synchronization circuit performance," *IEEE J. Solid-State Circuits*, vol. 37, no. 2, pp. 202-209, Feb. 2002.
- [10] V. H. -C. Chen et Al., "An 8.5mW 5GS/s 6b Flash ADC with Dynamic Offset Calibration in 32nm CMOS SOI," *Symp. VLSI Circuits*, pp. 264-265, Jun. 2013.

- [11] Miyahara, M., et Al., "22.6 A 2.2GS/s 7b 27.4mW time-based folding-flash ADC with resistively averaged voltage-to-time amplifiers", *ISSCC Dig. Tech. Papers*, pp. 399-389, Feb. 2014.
- [12] K. Deguchi., et Al., "A 6-bit 3.5GS/s 0.9-V 98-mW flash ADC in 90 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 43, no. 10, pp. 2303–2310, Oct. 2008.
- [13] B.Wicht., et Al., "Yield and speed optimization of a latch-type voltage sense amplifier," *IEEE J. Solid-State Circuits*, vol. 39, no. 7, pp. 1148–1158, Jul. 2004.
- [14] C-H. Chan, et Al., "A 5-Bit 1.25-GS/s 4x-Capacitive-Folding Flash ADC in 65-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 48, nol. 9, pp 2154, 2169, Sep. 2013
- [15] B. Murmann, "ADC Performance Survey 1997-2015," [Online]. Available: http://web.stanford. edu/~murmann/adcsurvey.html.



**Jianwei Liu (S'15)** was born in Hubei Province, China, on 1985. He received the B.S. degree in the Department of Electronic and Electrical Engineering from Xi Dian University, Xi'an, China, in 2009 and M.S. degree in Institute of Microelec-

tronic of Chinese Academy of Science, Beijing, China, in 2012, respectively. He is currently pursuing the Ph.D. degree in the Department of Electronic and Electrical Engineering from University of Macau, Macau, China. His interests include data converters, and digital calibrations of nonlinearity in converters.



**Chi-Hang Chan (S'12 M'15)** was born in Macau S.A.R., China, in 1985. He received the B.S. degree in electrical engineering from University of Washington (U.W. Seattle), USA, in 2008, and the M.S. and Ph.D. degree from the University of Macau,

Macao, China, in 2012 and 2015, respectively. He is currently a Research Assistant Professor at State Key Lab of AMSV at University of Macau, Macao. He was an intern with Chipidea Microelectronics (Now Synopsys), Macau, during his undergraduate studies. He received the Chipidea Microelectronics Prize and Macau Science and Technology Development Fund (FDCT) Postgraduates Award (Master Level) in 2012 and 2011, respectively. He also received Macau FDCT Award for Technological Invention (2nd class) as well as Macao Scientific and Technological R&D for Postgraduates Award (Ph.D. Level) in 2014 for outstanding Academic and Research achievements in Microelectronics. He is the recipient of the 2015 Solid-State-Circuit-Society (SSCS) Pre-doctoral Achievement Award. He also is the co-recipient of the 2014 ESSCIRC Best Paper Award, 2011 ISSCC Silk Road Award and Student Design Contest Award in A-SSCC 2011. His research interests include Nyquist ADC and mixed signal circuits. Currently, his research mainly focuses on the comparator offset calibration, Flash and Multi-bit SAR ADC.



Sai-Weng Sin (S'98-M'06-SM'13) received the B.Sc., M.Sc. and Ph.D. degrees in Electrical and Electronics Engineering from University of Macau, Macao SAR, China, in 2001, 2003 and 2008 respectively. He is currently an Associate Professor in

the Faculty of Science and Technology, University of Macau, and is the Coordinator of the Data Conversion and Signal Processing (DCSP) Research Line in State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau. He has published 1 book entitled "Generalized Low-Voltage Circuit Techniques for Very High-Speed Time-Interleaved Analog-to-Digital Converters" in Springer, hold 6 US and 2 Taiwan patents and over 80 technical journals and conference papers in the field of high performance data converters and analog mixedsignal integrated circuits. Dr. Sin is/has been the member of Technical Program Committee of 2013-2015 IEEE Asian Solid-State Circuits Conference, 2015 Int. Wireless Symposium, Track Chair in TPC of IEEE TENCON 2015, IEEE Sensors 2011 and IEEE RFIT 2011-2014 Conference, Review Committee Member of PrimeAsia 2009 Conference, Technical Program and Organization Committee of the 2004 IEEJ AVLSI Workshop, as well as the Special Session Co-Chair and Technical Program Committee Member of 2008 IEEE APCCAS Conference.

He is currently the Secretary of IEEE Solid-State Circuit Society (SSCS) Macau Chapter (with 2012 IEEE SSCS Outstanding Chapter Award) and IEEE Macau CAS/COM Joint Chapter (with 2009 IEEE CAS Chapter of the Year Award). He was the co-recipient of the 2011 ISSCC Silk Road Award, Student Design Contest Award in A-SSCC 2011 and the 2011 State Science and Technology Progress Award (second-class), China.



Seng-Pan U (Ben) (S'94 - M'00 -SM'05 Fellow'16) received the B.Sc. and M.Sc degree in 1991 and 1997, respectively, and the joint Ph.D. degree from the University of Macau (UM) and the Instituto Superior Técnico (IST), Portugal in 2002 with

highest honor in the field of high-speed analog IC design. Dr. U has been with Faculty of Science & Technology, UM since 1994, and is currently Professor and Deputy Director of State-Key Laboratory of Analog & Mixed-Signal (AMS) VLSI. During 1999-2001, he was on leave to the Integrated CAS Group, Center of Microsystems in IST, as a Visiting Research Fellow. In 2001, Dr. U cofounded the Chipidea Microelectronics (Macau), Ltd. as the Engineering Director, and since 2003 the corporate VP-IP Operations Asia Pacific for devoting in advanced AMS Semiconductor IP product development. The company was acquired in 2009 by the world leading EDA & IP provider Synopsys Inc. (NASDAQ: SNPS), currently as Synopsys Macau Ltd. He is also the corporate Senior Analog Design Manager and Site General Manager. Dr. U authored and co-authored 140+ publications, 4 books in Springer and China Science Press in the area of VHF SC filters, Analog Baseband for Multi-standard wireless transceivers and Very High-Speed TI ADCs. He co-holds 9 US patents. Dr. U received ~30 research & academic/ teaching awards and is co-recipient of 2014 ESSCIRC Best Paper Award. He is also the advisor for ~30 various international student paper award recipients, e.g. SSCS Pre-doc Achievement Award, ISSCC Silk-Road Award, A-SSCC Student Design Contest, IEEE DAC/ISSCC Student Design Contest, ISCAS, MWSCAS, PRIME and etc. Dr. U as the Macau founding Chairman received The 2012 IEEE SSCS Outstanding Chapter Award. Both at the 1st time from Macau, he received the Science &

Technology (S&T) Innovation Award of Ho Leung Ho Lee Foundation in 2010, and also The State S&T Progress Award in 2011. He also received both the 2012 and 2014 Macau S&T Invention and Progress Awards. In recognition of his contribution in academic research & industrial development, he was awarded by Macau SAR government the Honorary Title of Value in 2010. He was also elected as the "Scientific Chinese of the Year 2012". Dr. U is currently IEEE Senior Member, the Industrial Relationship Officer of IEEE Macau Section, Chairman of IEEE SSCS and CAS/COMM Macau chapter. He is IEEE SSCS Distinguished Lecturer (2014-2015). He was A-SSCC 2013 Tutorial Speaker for Energy-Efficient SAR-Type ADCs and has also been with technical review committee of various IEEE journals, e.g. JSSC, TCAS, TVLSI and etc. He was the chairman of the LOC of IEEJ AVLSIWS'04, the TPC co-Chair of IEEE APCCAS'08, ICICS'09 and PRIMEAsia'11. He is currently Financial Chair of IEEE ASP-DAC'16, TPC of ISSCC, A-SSCC, RFIT, Analog sub-committee chair of VLSI-DAT, and Editorial Board member of Journal AICSP.



Rui Paulo Martins (IEEE M'88 – SM'99 – Fellow'08), born in April 30, 1957, received the Bachelor (5years), the Masters, and the Ph.D. degrees, as well as the Habilitation for Full-Professor in electrical engineering and computers from the

Department of Electrical and Computer Engineering, Instituto Superior Técnico (IST), TU of Lisbon, Portugal, in 1980, 1985, 1992 and 2001, respectively. He has been with the Department of Electrical and Computer Engineering (DECE) / IST, TU of Lisbon, since October 1980. Since 1992, he has been on leave from IST, TU of Lisbon (now University of Lisbon since 2013), and is also with the Department of Electrical and Computer Engineering, Faculty of Science and Technology (FST), University of Macau (UM), Macao, China, where he is currently a Chair-Professor since August 2013. In FST he was the Dean of the Faculty from 1994 to 1997 and he has been Vice-Rector of the University of Macau since 1997. From September 2008, after the reform of the UM Charter, he was nominated after open international recruitment, and reappointed (in 2013), as Vice-Rector

(Research) until August 31, 2018. Within the scope of his teaching and research activities he has taught 21 bachelor and master courses and has supervised (or co-supervised) 40 theses, Ph.D. (19) and Masters (21). Co-authored: 6 books and 9 book chapters; 18 Patents, USA (16) & Taiwan (2); 355 papers, in scientific journals (104) and in conference proceedings (251); as well as other 55 academic works, in a total of 443 publications. He was a co-founder of Chipidea Microelectronics (Macao) [now Synopsys] in 2001/2002, and created in 2003 the Analog and Mixed-Signal VLSI Research Laboratory of UM, elevated in January 2011 to State Key Laboratory of China (the 1st in Engineering in Macao), being its Founding Director. Prof. Rui Martins is an IEEE Fellow, was the Founding Chairman of IEEE Macau Section (2003-2005), and IEEE Macau Joint-Chapter on Circuits And Systems (CAS) / Communications (COM) (2005-2008) [2009 World Chapter of the Year of IEEE CASS]. He was the General Chair of 2008 IEEE Asia-Pacific Conference on CAS - APCCAS'2008, and was the Vice-President for the Region 10 (Asia, Australia and the Pacific) of IEEE CAS Society (2009-2011). Since then, he was Vice-President (World) Regional Activities and Membership of IEEE CAS Society (2012-2013), and Associate Editor of IEEE Transactions on CAS II: Express Briefs (2010-2013), nominated Best Associate Editor of T-CAS II for 2012 to 2013. Plus, he was a member of the IEEE CASS Fellow Evaluation Committee (2013 and 2014), and the CAS Society representative in the Nominating Committee, for the election in 2014, of the Division I (CASS/EDS/SSCS) -Director of the IEEE. He was the General Chair of the ACM/IEEE Asia South Pacific Design Automation Conference - ASP-DAC'2016. He is currently a Nominations Committee Member of IEEE CASS. He received 2 government decorations: the Medal of Professional Merit from Macao Government (Portuguese Administration) in 1999, and the Honorary Title of Value from Macao SAR Government (Chinese Administration) in 2001. In July 2010 was elected, unanimously, as Corresponding Member of the Portuguese Academy of Sciences (in Lisbon), being the only Portuguese Academician living in Asia.