Data Conversion and Signal Processing

Home/Research Group/Data Conversion and Signal Processing
Xuewei Lei, Yan Zhu, Chi Hang Chan, R. P. Martins, A 4-b 7µW Phase Domain ADC With Time Domain Reference Generation for Low-Power FSK/PSK Demodulation

IEEE Transactions on Circuits and Systems I: Regular Papers

Vol. 66, No.9, pp. 3365-3372 Sep-2019
Wang GuanCheng, Yan Zhu, Chi Hang Chan, Seng-Pan U, R. P. Martins, Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Vol. 26, No. 11, pp 2279 - 2289 Nov-2018
Wei Wang, Yan Zhu, Chi Hang Chan, R. P. Martins, A 5.35-mW 10-MHz Single-Opamp Third-Order CTΔΣModulator With CTC Amplifier and Adaptive Latch DAC Driver in 65-nm CMOS

IEEE Journal of Solid-State Circuits

Vol.53, no.10, pp 2783 - 2794 Oct-2018
Da Feng, Edoardo Bonizzoni, J.E.Franca, Sai Weng Sin, R. P. Martins, A 10-MHz Bandwidth Two-Path Third-OrderΣΔModulator With Cross-Coupling Branches

IEEE Transactions on Circuits and Systems II: Express Briefs

Vol.65, No. 10, pp 1410 - 1414 Oct-2018
Jiali Ma, Mingqiang Guo, Sai Weng Sin, R. P. Martins, A 14-Bit Split-Pipeline ADC With Self-Adjusted Opamp-Sharing Duty-Cycle and Bias Current

IEEE Transactions on Circuits and Systems II: Express Briefs

Vol.65, No.10, pp 1380 - 1384 Oct-2018
Wenning Jiang, Yan Zhu, Chi Hang Chan, Boris Murmann, Seng-Pan U, R. P. Martins, A 7b 2 GS/s Time-Interleaved SAR ADC with Time Skew Calibration Based on Current Integrating Sampler

2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)

[Highlighted Paper] Nov-2018
U-Fat Chio, Kuo-Chih Wen, Sai Weng Sin, Chi-Seng Lam, Yan Lu, Franco Maloberti, R. P. Martins, An Integrated DC-DC Converter with Segmented Frequency Modulation and Multiphase Co-Work Control for Fast Transient Recovery

2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)

Nov-2018
Chi Hang Chan, Yan Zhu, Zihao Zheng, R. P. Martins, A 39mW 7b 8GS/s 8-way TI ADC with Cross-linearized Input and Bootstrapped Sampling Buffer Front-end

ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)

Sep-2018
Biao Wang, Sai Weng Sin, Seng-Pan U, Franco Maloberti, R. P. Martins, A 550µW 20kHz BW 100.8DB SNDR Linear-Exponential Multi-Bit Incremental Converter with 256-cycles in 65NM CMOS

2018 IEEE Symposium on VLSI Circuits

[Travel Grant Award] [Invited Special Issue in JSSC] Jun-2018
Cheng Li, Chi Hang Chan, Yan Zhu, R. P. Martins, Analysis of Reference Error in High-Speed SAR ADCs With Capacitive DAC

IEEE Transactions on Circuits and Systems I: Regular Papers

Vol.66, No.1, pp 82 - 93 Jan-2019
Go to Top