

A 14-Bit Split-Pipeline ADC With Self-Adjusted Opamp-Sharing Duty-Cycle and Bias Current

Jiaji Mao, *Student Member, IEEE*, Mingqiang Guo, *Student Member, IEEE*,
Sai-Weng Sin[✉], *Senior Member, IEEE*, and Rui Paulo Martins[✉], *Fellow, IEEE*

Abstract—Pipeline analog-to-digital converters (ADCs), which dominated high-speed and high-resolution applications, suffered from weak improvement in power efficiency. To address such a problem, this brief presents a 14-bit split-pipeline opamp-sharing ADC, with background calibration that optimizes duty-cycle ratio and amplifier power consumption in the shared opamp. Based on the interstage gain (that includes settling) error estimated by the split ADC calibration engine, the clock duty-cycle ratio and the bias current are adjusted to achieve better dynamic settling and resolution trade-offs. Operating at 100 MS/s with a 9-MHz input signal, the ADC achieves 46.5 dB of signal-to-noise-and-distortion ratio (SNDR) and 59.6 dB of spurious-free dynamic range (SFDR) before calibration, and after calibration, it improves to 71.7 dB of SNDR and 84.4 dB of SFDR, respectively. The ADC maintains an SNDR over 68.5 dB within the full Nyquist bandwidth consuming 32 mW of power, which yields a Walden figure-of-merit (FoM) of 147.2 fJ/conversion-step and a Schreier FoM of 160.4 dB.

Index Terms—Analog-to-digital conversion, digital background calibration, pipelined ADC, split ADC, opamp-sharing technique.

I. INTRODUCTION

THE PIPELINE ADC is the primary choice for the streaming, entertainment and communications application areas for its robust performance and high linearity. Since with process scaling down, the power efficiency of the amplifier-based pipeline ADC improves slowly, this implies that the ADC gradually becomes one of the main sources of power consumption in the system. In traditional amplifier-based Multiplying DAC (MDAC) circuits, the bias current and its settling time in each opamp are fixed. A higher design margin of the amplifier is required to meet all the process corners and working temperature conditions, thus leading to higher power

consumption. Because the ADC will not always be fabricated in a slow process corner, neither will it always work in extreme temperature conditions, such extra power consumption to cover the extreme working conditions is a waste in normal operation.

The opamp-sharing technique is one of the solutions that can reduce the overall power consumption of pipelined ADC. Former works include opamp-sharing between adjacent stages [1], [2], reusing the current in one amplifier allowing it to work in two stages [1], or using a non-50% duty-cycle ratio to increase amplifier power efficiency [2], etc. However, these opamp-sharing schemes make the MDAC residue amplifiers more sensitive to various dynamic effects [3], and they also do not conform to the optimized pipeline scaling strategy [4].

Another method for higher power efficiency is to dynamically adjust the bias current of the amplifier [5]. In the former work, foreground calibration is accomplished by extracting the inter-stage gain parameter of the MDAC (that also includes the settling errors). By adopting the minimum bias current that maintains the required MDAC's inter-stage gain, the system finally obtains a higher power efficiency. However, this method is a foreground calibration thus cannot track the changing temperature and supply conditions; also, since the bias current is determined during the start-up, this technique cannot be utilized in an opamp-shared architecture since the opamps are working in a ping-pong manner between different stages that can have different settling requirements.

In this brief, we propose the background control of amplifier's sharing duty-cycle ratio and its bias current. Based on the observation of parameters estimated by a split-ADC calibration engine, the ADC records the gain and settling error's behavior to optimize the cost function and gets the best dynamic control of the duty-cycle ratio and the bias currents. This helps to alleviate the problems in [4] and is naturally suitable for the power scaling strategy of pipeline ADCs.

II. ERRORS IN A SPLIT-PIPELINE ADC AND THE PROPOSED CALIBRATION SCHEME

A. The Calibration Mechanism in a Split-Pipeline ADC

One of the primary error sources in a pipeline ADC are the inter-stage gain and the settling errors, which can be extracted by background calibration methods like reference-ADC-based Least Mean Square (LMS) [6], Pseudo-random Number (PN) injection with Dynamic Element Matching (DEM) [7] or split ADC [8]. Split ADC is one of the efficient ways to extract and calibrate the errors above, having advantages that include (a) no extra calibration channel is necessary, and (b) no signal injection is required that may occupy the limited dynamic range of the amplifiers in MDACs.

Manuscript received April 16, 2018; accepted June 27, 2018. Date of publication July 2, 2018; date of current version September 27, 2018. This work was supported in part by the Science and Technology Development Fund, Macau (FDCT) under Grant 055/2012/A2, and in part by the Research Committee of the University of Macau under Grant MYRG2017-00192-FST. This brief was recommended by Associate Editor J. M. de la Rosa. (Corresponding author: Sai-Weng Sin.)

J. Mao, M. Guo, and S.-W. Sin are with the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao 999078, China, and also with the Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao 999078, China (e-mail: terrysww@umac.mo).

R. P. Martins is with the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao 999078, China, and also with the Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao 999078, China, on leave from the Instituto Superior Técnico, Universidade de Lisboa, 1000-260 Lisbon, Portugal.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TCSII.2018.2851944




Fig. 4. The flow chart of the calibration algorithm.

nonlinear gain errors and Digital-to-Analog Converter (DAC) mismatch errors with traditional split-ADC calibration algorithm [8], and Fig. 3 illustrate the corresponding non-idealities that will be calibrated on each stage. In the 1st stage, linear gain/settling errors, 3rd order nonlinear gain error, and DAC mismatches are all calibrated. For the 2nd stage, the accuracy requirement is already relaxed to 12b, and we calibrate only linear gain/settling errors. The same calibration scheme happens in the 3rd stage. After that, no calibration is necessary for the backend.

Fig. 4 illustrates the overall conceptual calibration flow of the proposed ADC. It contains 3 loops: (a) the traditional split-ADC calibration inner loop; (b) the proposed duty-cycle optimization middle loop; and (c) the proposed bias current optimization outer loop. For simplicity, the 3rd order nonlinear gain calibration is not shown in the loop (a).

The ADC will be initially set with the largest bias current and 50% duty-cycle ratio. This makes the 2nd stage MDAC fast enough so that its settling errors can be neglected in the initial calibration phase. The loop (a) starts to calibrate the non-idealities listed in Fig. 3. Using the difference of the output codes from channel A and B as the cost function “ J ”, we adopt the LMS algorithm to estimate the gain error. Neglecting the errors after the 1st stage, the error cost function will become:

$$J = |e|^2 = \left[D_{1A} - D_{1B} + \sum \varepsilon_{DACiA} \text{Con}(D_{1A}) - \sum \varepsilon_{DACiB} \text{Con}(D_{1B}) + G_{1A} D_{BKChA} - G_{1B} D_{BKChB} \right]^2 \quad (1)$$

where D_{1X} (X refers to channel A or B) is the digital code from the 1st stage, ε_{DACiX} is the coefficient corresponding to the mismatch error from the i^{th} capacitor in the MDAC, $\text{Con}(D_{1X})$ is the control code of the 1st MDAC capacitor array, G_{1X} is a coefficient corresponding to the gain of the 1st stage and D_{BKChX} is the output code from the backend ADC. The gradients of the gain and DAC mismatch errors can be expressed as:

$$\nabla G_{1X} = \frac{\partial e}{\partial G_{1X}} = D_{BKChX} \quad (2)$$

$$\nabla \varepsilon_{DACiA} = \frac{\partial e}{\partial \varepsilon_{DACiA}} = \text{Con}(D_{1A}) \quad (3)$$

Then, the LMS update formula are then derived as:

$$G_{1X}[n+1] = G_{1X}[n] + 2\mu e[n] D_{BKChX}[n] \quad (4)$$

$$\varepsilon_{DACiA}[n+1] = \varepsilon_{DACiA}[n] + 2\mu e[n] \text{Con}(D_{1A}) \quad (5)$$

After we achieve calibration convergence, the gain error's convergence value of the 2nd stage $K[m]$ will be attained. This is considered as a fully settled gain value with finite amplifier gain error only (because of maximum bias current and 50% duty ratio). Then the loop (b) will adjust the duty-cycle through $\text{Trx} < 1:3 >$ to allocate more time to the 1st stage settling, and the convergence of loop (a) will be restarted. The output signal settling of i^{th} stage MDAC is

$$V_{out} = G(V_{in} - V_{DAC}(D_{iX}))(1 - e^{-t/\tau}) \quad (6)$$

where V_{in} is the analog input of the MDAC, V_{DAC} is the DAC reference voltage, D_{iX} is the output code of the i^{th} stage in the pipeline ADC, G is the gain parameter which only relates to the finite amplifier gain, and τ is the time constant of the settling.

With less time allocated in the 2nd stage, its gain will gradually decrease as demonstrated in (6) when the time is smaller than needed to have a full settling. Note that a portion of the settling error can be calibrated as a gain error during this process. The duty-cycle adjustment will stop when the gain of the 2nd stage $K[m]$ decreases by $M=5\%$ compared to its initial value $K[0]$ (obtained under maximum bias and 50% duty condition). This is detected by the “Gain Variation Detector” as shown in Fig. 4. If it doesn't reach this value after the duty of 2nd stage settling time reaches the minimum, less bias current will be set by the outer loop (c), and the calibration restarts a new cycle of duty-cycle adjustment. This procedure will be repeated until the ratio of gain variation in 2nd stage crosses the threshold $M=5\%$. The bias current and the duty-cycle ratio will then be frozen, and the split ADC reaches its target working state with minimized power consumption.

IV. CIRCUIT IMPLEMENTATION

A. Design of Clock Generator and Bias Current Generator

Fig. 5 shows the circuit diagram for the clock generator with the adjustable duty-cycle functionality. A standard




Fig. 11. Measured FFT spectrum before and after calibration.


Fig. 12. Measured SNDR/SFDR vs. f_{in} , before and after calibration.

TABLE I
PERFORMANCE SUMMARY AND BENCHMARK
WITH THE STATE-OF-THE-ART

	JSSC'15 [8]	ISSCC'15 [12]	ISSCC'15 [13]	ISSCC'17 [14]	This Work
Technology	40nm	180nm	65nm	65nm	65nm
Structure Feature	Split ADC w/opamp	Switched- Current Pipeline ADC	Pipeline ADC	Split ADC Pipelined SAR	Adjustable Split ADC
Signal V _{ppd} (V)	2.0	1.25	1.5	1.0	1.2
Supply Voltage (V)	1.1	3.3/1.8	1.2	1.0	1.2
F _s (MHz)	200	500	250	75	100
SNDR@Nyq. (dB)	64.8	64.0	65.7	70.8	68.5
Power (mW)	53	550	49.7	24.9	32
Area (mm ²)	0.81	2.5	0.59	0.34	0.38
¹ Walden FoM (fJ)	191.4	849.3	126.2	117.2	147.2
² Schreier FoM (dB)	157.5	150.6	159.7	162.6 ³	160.4

¹ Walden FoM = Power / [(2^NENOB@Nyq)²fs] (According to definition from B. Murmann below)

² Schreier FoM = SNDR@Nyq + 10*log₁₀(BW/Power) (According to definition from B. Murmann below)

³ Correct data from: B. Murmann, "ADC Performance Survey 1997-2017," [Online]. Available: <http://web.stanford.edu/~murmman/adcsurvey.html>.

switching noise, which is sensitive even for 100MS/s at this resolution) of the output ($f_{in} = 9$ MHz), with the SNDR and SFDR improved from 46.6dB/59.6dB to 71.7dB/84.4dB, respectively. This shows that the calibrated ADC performance is limited mainly by noise. All these results demonstrate the effectiveness of the proposed background calibration. Fig. 12 confirms the robust dynamic performance of the ADC with the SNDR maintained above 68.5dB for full Nyquist bandwidth.

The total power consumption is 32mW at a single 1.2 V supply. The self-adjusted optimization of the opamp's bias currents reduces the ADC power by as much as 30% after reaching convergence. The calculated Walden FoM at Nyquist input

is 147.2 fJ while the Schreier FoM is 160.4dB. Table I summarizes the performance and presents a benchmark with recent state-of-the-art opamp-based pipelined ADCs [8], [12]–[14]. This brief achieves excellent power efficiency among the opamp-based pipeline ADC designs, even in a less advanced technology node.

VI. CONCLUSION

This brief presents a background calibration technique based on the optimization of the self-adjustable analog parameters in an opamp-sharing split-pipeline ADC architecture. The ADC gain and settling errors are corrected in the digital domain, and the working states, including the clock duty-cycle ratio and the amplifier bias current, are adjusted according to the calibration convergence values leading to optimized power efficiency. The final measurement result of shows a 25dB improvement in the SNDR with 30% of power saving after the calibration engine is active. This ADC achieves state-of-the-art performance, with an SNDR of 71.7dB obtained in a 100MS/s ADC prototype in 65nm CMOS. The total dissipating power is 32mW. This leads to a Walden FoM of 147.2fJ/conv-step and a Schreier FoM of 160.4dB.

REFERENCES

- [1] B.-G. Lee, B.-M. Min, G. Manganaro, and J. W. Valvano, "A 14-b 100-MS/s pipelined ADC with a merged SHA and first MDAC," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2613–2619, Dec. 2008.
- [2] Y.-C. Huang and T.-C. Lee, "A 10-bit 100-MS/s 4.5-mW pipelined ADC with a time-sharing technique," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 6, pp. 1157–1166, Jun. 2011.
- [3] J. Wu *et al.*, "A 240-mW 2.1-GS/s 52-dB SNDR pipeline ADC using MDAC equalization," *IEEE J. Solid-State Circuits*, vol. 48, no. 8, pp. 1818–1828, Aug. 2013.
- [4] B.-N. Fang and J.-T. Wu, "A 10-bit 300-MS/s pipelined ADC with digital calibration and digital bias generation," *IEEE J. Solid-State Circuits*, vol. 48, no. 3, pp. 670–683, Mar. 2013.
- [5] K. Iizuka, H. Matsui, M. Ueda, and M. Daito, "A 14-bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40 MS/s," *IEEE J. Solid-State Circuits*, vol. 41, no. 4, pp. 883–890, Apr. 2006.
- [6] X. Wang, P. J. Hurst, and S. H. Lewis, "A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration," *IEEE J. Solid-State Circuits*, vol. 39, no. 11, pp. 1799–1808, Nov. 2004.
- [7] A. Panigada and I. Galton, "A 130 mW 100 MS/s pipelined ADC with 69 dB SNDR enabled by digital harmonic distortion correction," *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3314–3328, Dec. 2009.
- [8] R. Sehgal, F. van der Goes, and K. Bult, "A 12 b 53 mW 195 MS/s pipeline ADC with 82 dB SFDR using split-ADC calibration," *IEEE J. Solid-State Circuits*, vol. 50, no. 7, pp. 1592–1603, Jul. 2015.
- [9] I. Ahmed and D. A. Johns, "An 11-bit 45 MS/s pipelined ADC with rapid calibration of DAC errors in a multibit pipeline stage," *IEEE J. Solid-State Circuits*, vol. 43, no. 7, pp. 1626–1637, Jul. 2008.
- [10] I. Mehr and L. Singer, "A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC," *IEEE J. Solid-State Circuits*, vol. 35, no. 3, pp. 318–325, Mar. 2000.
- [11] H. Adel, M. Sabut, R. Petigny, and M.-M. Louerat, "Split ADC digital background calibration for high speed SHA-less pipeline ADCs," in *Proc. IEEE Int. Symp. Circuits Syst.*, Melbourne, VIC, Australia, May 2014, pp. 1143–1146.
- [12] M. El-Chammas *et al.*, "15.8 90dB-SFDR 14b 500MS/S BiCMOS switched-current pipelined ADC," in *ISSCC Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2015, pp. 286–287.
- [13] H. H. Boo, D. S. Boning, and H.-S. Lee, "15.6 12b 250MS/s pipelined ADC with virtual ground reference buffers," in *ISSCC Dig. Tech. Papers*, Feb. 2015, pp. 282–283.
- [14] H. Xu *et al.*, "28.6 A 78.5dB-SNDR radiation- and metastability-tolerant two-step split SAR ADC operating up to 75MS/s with 24.9mW power consumption in 65nm CMOS," in *ISSCC Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2017, pp. 476–477.