Data Conversion and Signal Processing

Home/Research Group/Data Conversion and Signal Processing
Seng-Pan U, Yan Zhu, Sai Weng Sin, Chi Hang Chan, Technological Invention Award-Third Prize(High Performance Wideband Data Conversion Interfaces for a Evolving Informative World)

The Science and Technology Development Fund(FDCT)

Oct-2016
Dante Gabriel Muratore, Alper Akdikmen, Edoardo Bonizzoni, Franco Maloberti, U-Fat Chio, Sai Weng Sin, R. P. Martins, An 8-bit 0.7-GS/s Single Channel Flash-SAR ADC in 65-nm CMOS Technology

. IEEE European Solid-State Circuits Conference – ESSCIRC 2016

pp. 421-424 Sep-2016
Jianyu Zhong, Yan Zhu, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 12b 180MS/s 0.068mm2 Pipelined-SAR ADC with Merged-residue DAC for Noise Reduction

IEEE European Solid-State Circuits Conference – ESSCIRC 2016

pp. 169-172 Sep-2016
Jianwei Lui, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 4x Time-Domain Interpolation 6-bit 3.4 GS/s 12.6 mW Flash ADC in 65 nm CMOS

in Journal of Semiconductor Technology and Science

vol. 16, issue 4, pp. 395-404 Aug-2016
Biao Wang, Sai Weng Sin, Seng-Pan U, R. P. Martins, A high resolution multi-bit incremental converter insensitive to DAC mismatch error

Ph.D Research in Micro-electronics & Electronics (PRIME)

Jun-2016
Yan Zhu, Chi Hang Chan, Seng-Pan U, R. P. Martins, An 11b 450 MS/s 3-way Time-Interleaved Sub-ranging Pipelined-SAR ADC in 65nm CMOS

IEEE Journal of Solid-State Circuits

Volume: 51, Issue: 5, pp. 1223 - 1234 May-2016
Da Feng, Sai Weng Sin, E. Bonizzoni, Franco Maloberti, Time interleaved current steering DAC for ultra-high conversion rate

IEEE Ph.D Research in Micro-electronics & Electronics (PRIME)

pp. 1-4 Jun-2014
Jianwei Lui, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 89fJ-FOM 6-bit 3.4GS/s flash ADC with 4x time-domain interpolation

IEEE Asian Solid-State Circuits Conference (A-SSCC), 2015

pp.1-4 Nov-2015
Jianwei Lui, Yan Zhu, Chi Hang Chan, Sai Weng Sin, Seng-Pan U, R. P. Martins, Uniform Quantization Theory-Based Linearity Calibration for Split Capacitive DAC in an SAR ADC

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Issue 24, Issue 7, pp. 2603-2607 Jan-2016
Jianyu Zhong, Yan Zhu, Sai Weng Sin, Seng-Pan U, R. P. Martins, Thermal and Reference Noise Analysis of Time-Interleaving SAR and Partial-Interleaving Pipelined-SAR ADCs

IEEE Transactions on Circuits and Systems I: Regular Papers

vol.62, no.9, pp.2196-2206 Sep-2015
Go to Top