Yang JIANG

Home/Yang JIANG
Yang JIANG
江洋 Yang JIANG
Year of Graduation: Jan 2019
Ph.D. Dissertation: Design of fully integrated fine-grained switched-capacitor DC-DC topologies in bulk CMOS
Current Appointment: Assistant Professor in the State Key Lab of Analog and Mixed-Signal VLSI, UM, Macao
  1. Yang Jiang, Man Kay Law , Pui In Mak, Rui P. Martins, Arithmetic Progression Switched-Capacitor DC-DC Converter Topology With Soft VCR Transitions and Quasi-Symmetric Two-Phase Charge Delivery

    IEEE Journal of Solid-State Circuits (JSSC)

    May-2022
  2. Man-Kay Law, Yang Jiang, Pui-In Mak, Rui P. Martins, Miniaturized Energy Harvesting Systems Using Switched-Capacitor DC-DC Converters

    IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS-II), 2022

    Apr-2022
  3. Jieyun Zhang, Chongyao Xu, Man-Kay Law, Yang Jiang, Xiaojin Zhao, Pui-In Mak, Rui P. Martins, A 4T/Cell Amplifier-Chain-Based XOR PUF With Strong Machine Learning Attack Resilience

    IEEE Transactions on Circuits and Systems I

    vol. 69, pp. 366-377 Jan-2022
  4. Xiongjie Zhang, Qiaobo Ma, Yang Jiang, Man Kay Law, Pui In Mak, Rui P. Martins, A 12V-to-1V switched-capacitor-assisted hybrid converter with dual-path charge conduction and zero-voltage switching

    IEICE Electronics Express

    vol. 18, no. 22, pp. 1-5 Nov-2021
  5. Rui P. Martins; Pui-In Mak; Sai-Weng Sin; Man-Kay Law; Yan Zhu; Yan Lu; Jun Yin; Chi-Hang Chan; Yong Chen; Ka-Fai Un; Mo Huang; Minglei Zhang; Yang Jiang; Wei-Han Yu, Revisiting the Frontiers of Analog and Mixed-Signal Integrated Circuits Architectures and Techniques towards the future Internet of Everything (IoE) Applications

    Foundations and Trends in Integrated Circuits and Systems

    Volume 1, Issue 2-3 Nov-2021
  6. Jiangchao Wu, Hou-Man Leong, Ka-Chon Lei, Yang Jiang, Man Kay Law, Pui In Mak, Rui P. Martins, A Fully Integrated 10-V Pulse Driver Using Multiband Pulse-Frequency Modulation in 65-nm CMOS

    IEEE Transactions on VLSI Systems

    vol. 29, no.9, pp. 1665-1669 Sep-2021
  1. Yang Jiang, Man-Kay Law, Pui-In Mak, Rui P. Martins, An Arithmetic Progression Switched-Capacitor DC-DC Converter with Soft VCR Transitions Achieving 93.7% Peak Efficiency and 400 Ma Output Current

    2021 IEEE Asian Solid-State Circuits Conference (A-SSCC), Session 2 / Paper 2.1

    Nov-2021
  2. Yang Jiang, Kim Fai Wong, ChenYan Cai, Sai Weng Sin, Seng-Pan U, R. P. Martins, A Reduced Jitter-Sensitivity Clock Generation Technique for Continuous-Time ΣΔ Modulators

    IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)

    pp. 1011-1014 Dec-2010
Go to Top