A A A

Analysis and Verification of Jitter in Bang-Bang Clock and Data Recovery Circuit With a Second-Order Loop Filter

Home/Analysis and Verification of Jitter in Bang-Bang Clock and Data Recovery Circuit With a Second-Order Loop Filter
2020-04-17T00:00:00+08:002020-04-17|Uncategorized|
2019-06-01T00:00:00+08:002019-06-01|Achievements, Research Group, Wireless IC, Type, Journals and magazines|
Go to Top