A A A

Type

Home/Type
Category: Type Total: 1217
ChenYan Cai, Yang Jiang, Sai Weng Sin, Seng-Pan U, R. P. Martins, Excess-loop-delay compensation technique for CT ΔΣ modulator with hybrid active-passive loop-filters

Analog Integrated Circuits and Signal Processing, Springer

 Vol.76, Issue1, pp 35-46 Jul-2013
Yong Chen, Pui In Mak, Li Zhang, He Qian, Yan Wang, Pre-Emphasis Transmitter (0.007mm2, 8Gbit/s, 0-14dB) with Improved Data Zero-Crossing Accuracy in 65nm CMOS

IET Electronics Letters

 vol. 49, no. 15, pp. 929-930 Jul-2013
WenLan Wu, Monotonic Multi-Switching Method for Ultra-Low-Voltage Energy Efficient SAR ADCs Jun-2013
Chio-In Ieong, Mingzhong Li, Man-Kay Law, Pui In Mak, Mang I Vai, Peng Un Mak, Feng Wan, R. P. Martins, Standard cell library design with voltage scaling and transistor sizing for ultra-low-power biomedical applications

IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)

 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC) Jun-2013
Tao Wu, Man-Kay Law, Pui In Mak, R. P. Martins, An Ultra-Low Power CMOS Smart Temperature Sensor for Clinical Temperature Monitoring

IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)

 pp 1-2 Jun-2013
Seng-Pan U, Scientific Chinese of the Year 2012 (Information Technology and Electronics category)

SCICHI

 Jun-2013
Zhiyuan Chen, Man-Kay Law, Pui In Mak, R. P. Martins, Optimization of Microwatt On-Chip Charge Pump for Single-Chip Solar Energy Harvesting

IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)

 pp 1-2 Jun-2013
Md. Tawfiq Amin, Pui In Mak, R. P. Martins, A 3.6mW 6GHz Current-Reuse VCO-Buffer with Improved Load Drivability in 65nm CMOS

Wiley International Journal of Circuit Theory and Applications

 Jun-2013
U-Fat Chio, He Gong Wei, Yan Zhu, Sai Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, Cascade Analog to Digital Converting System

Granted Number: 8,466,823

Application Number: 13/198,856

US Patent

 Jun-2013
Chenyan Cai, JIANG Yang, Sai Weng Sin, Seng-Pan U, R. P. Martins, Excess-Loop-Delay Compensation Technique for CT Delta Sigma Modulator with Hybrid Active-Passive Loop-Filters

Analog Integrated Circuits and Signal Processing, Vol. 76, Issue 1

 May-2013
Publication
Go to Top