A A A

Type

Home/Type
Category: Type Total: 1299
Mingqiang Guo, Sai-Weng Sin, Rui P. Martins, Background Timing-Skew Mismatch Calibration for Time-Interleaved ADCs

2021 18th International SoC Design Conference (ISOCC), Jeju Island

 Oct-2021
Mingqiang Guo, Sai -Weng Sin, Liang Qi, Gangjun Xiao and Rui P. Martins, A 10b 700MS/s single-channel 1b/cycle SAR ADC using a monotonic-specific feedback SAR logic with power-delay-optimized unbalanced N/P-MOS sizing

2022 IEEE Custom Integrated Circuits Conference (CICC)

 Aug-2023
Shunlin Zhao, Mingqiang Guo, A 3.07mW 30MHz-BW 73.5dB-SNDR Time-Interleaved Noise-Shaping SAR ADC with 2nd-order Error-Feedforward and Redundancy-Bit Reduction

2022 IEEE Asian Solid-State Circuits Conference (A-SSCC)

 Oct-2022
Mingqiang Guo, Dongyang Jiang, Shulin Zhao, Sai-Weng Sin and Rui P. Martins, When Time Interleaving Encounters Oversampling in ADC

2024 IEEE 17th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)

 Oct-2024
Ran Zhang, Ka-Fai Un, Zhensheng Li, Mingqiang Guo, Invited Paper: A Ping-Pong Analog Delta Generator for Delt-Sigma Computing-In-Memory SRAM Macro for Edge AI Processing

2024 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)

 Oct-2024
Yuekai Liu, Meng Guo, Yichen Jin, Yan Liu, Mingqiang Guo, A 5.76GS/s 180MHz-BW 74.1dB-DR 2x TI Extrapolated CT DSM with Broadband Hybrid-Inputs Current-Mode Adder in 28nm CMOS

2024 IEEE Asian Solid-State Circuits Conference (A-SSCC)

 Nov-2024
Haoyu Li, Boyang Wang, Hongjiang Chen, Sai-Weng Sin, Yutao Peng, Xizhu Peng, He Tang, Chao Fan, Liang Qi, Rui P. Martins, Mingqiang Guo, A 12.5GS/s 14.7mW 4×TI Pipelined Hybrid TD-SAR ADC with Residual Time-Voltage Amplification

2025 IEEE Custom Integrated Circuits Conference (CICC)

 Apr-2025
Haoyu Li, Kaize Zhang, Liang Qi, Sai-Weng Sin, Rui P. Martins and Mingqiang Guo, A PVT-Robust 16GS/s 4×TI Time-Domain ADC with Vernier-Based Multipath Flash TDC Achieving 25.7fJ/c-s FoM in 28nm CMOS

2025 Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)

 Jun-2025
Hongjiang Chen, Yuhang Peng, Liang Qi, Biao Wang, Sai-Weng Sin, Rui P. Martins and Mingqiang Guo, A 12-Bit 1-Gs/S 5.1-mW Pipelined ADC Using an Open-Loop Floating Inverter Amplifier with Residue-Dependent Integration Time Compensation

2025 IEEE European Solid-State Electronics Research Conference (ESSERC)

 Sep-2025
Haoyu Li, Sai -Weng Sin, Rui P. Martins and Mingqiang Guo, Voltage-Domain vs. Time-Domain: Trade-offs in High-Speed Applications

2025 IEEE 16th International Conference on ASIC (ASICON)

 Oct-2025
Publication
Go to Top