A A A

Data Conversion and Signal Processing

Home/Research Group/Data Conversion and Signal Processing
Category: Data Conversion and Signal Processing Total: 481
Yan Zhu, Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, A Voltage Feedback Charge Compensation Technique for Split DAC Architecture in SAR ADCs

IEEE International Symposium on Circuits and Systems – ISCAS 2010

 pp. 607-611 May-2010
Yan Zhu, U-Fat Chio, He Gong Wei, Sai Weng Sin, Seng-Pan U, R. P. Martins, Linearity Analysis On A Series-Split Capacitor Array for High-Speed SAR ADCs

Hindawi VLSI Design, Special Issue with "Selected Papers from the Midwest Symposium on Circuits and Systems

 vol. 2010, no. 1, pp. 1-8 Apr-2010
U-Fat Chio, Hou-Lon Choi, Chi Hang Chan, Si-Seng Wong, Sai Weng Sin, Seng-Pan U, R. P. Martins, Award for Research Excellence 2007-2009

University of Macau

 Apr-2010
Yan Zhu, U-Fat Chio, He Gong Wei, Sai Weng Sin, Seng-Pan U, R. P. Martins, Linearity Analysis On A Series-Split Capacitor Array for High-Speed SAR ADCs

Hindawi VLSI Design, Special Issue with "Selected Papers from the Midwest Symposium on Circuits and Systems

 vol. 2010, no. 1, pp. 1-8 Apr-2010
U-Fat Chio, Hou-Lon Choi, Chi Hang Chan, Si-Seng Wong, Sai Weng Sin, Seng-Pan U, R. P. Martins, Award for Research Excellence 2007-2009

University of Macau

 Apr-2010
Li Ding, Sai Weng Sin, Seng-Pan U, R. P. Martins, A Noise-Insensitive Offset Calibration Technique for Time Interleaved SAR ADC

Proc. IEEE International Symposium on Circuits and Systems – LASCAS 2010

 Feb-2010
Li Ding, Sai Weng Sin, Seng-Pan U, R. P. Martins, A Noise-Insensitive Offset Calibration Technique for Time Interleaved SAR ADC

Proc. IEEE International Symposium on Circuits and Systems – LASCAS 2010

 Feb-2010
He Gong Wei, U-Fat Chio, Yan Zhu, Sai Weng Sin, Seng-Pan U, R. P. Martins, A Rapid Power-Switchable Track-and-Hold Amplifier in 90nm CMOS

IEEE Trans. on Circuits and System II – Express Briefs

 vol. 57, Issue 1, pp. 16-20 Jan-2010
Sai Weng Sin, Seng-Pan U, R. P. Martins, A 1.2-V 10-bit 60-360MS/s Time-Interleaved Pipelined ADC in 0.18um CMOS with Minimized Supply Headroom

IET Proceedings - Circuits, Devices and Systems

 vol. 4, Issue 1, pp. 1-13 Jan-2010
He Gong Wei, U-Fat Chio, Yan Zhu, Sai Weng Sin, Seng-Pan U, R. P. Martins, A Rapid Power-Switchable Track-and-Hold Amplifier in 90nm CMOS

IEEE Trans. on Circuits and System II – Express Briefs

 vol. 57, Issue 1, pp. 16-20 Jan-2010
Publication
Go to Top