A A A

A Hardware-Efficient Feedback Polynomial Topology for DPD Linearization of Power Amplifiers: Theory and FPGA Validation

Home/A Hardware-Efficient Feedback Polynomial Topology for DPD Linearization of Power Amplifiers: Theory and FPGA Validation
2019-08-01T00:00:00+08:002019-08-01|Uncategorized|
2018-09-01T00:00:00+08:002018-09-01|Achievements, Research Group, Wireless IC, Type, Journals and magazines|
Go to Top