A A A

Data Conversion and Signal Processing

Home/Research Group/Data Conversion and Signal Processing
Category: Data Conversion and Signal Processing Total: 481
Peng Zhang, Zhijie Chen, He Gong Wei, Sai Weng Sin, Seng-Pan U, Zhihua Wang, R. P. Martins, A Charge Pump Based Timing-Skew Calibration for Time-Interleaved ADC

", IEEE Midwest Symposium on Circuits and Systems – MWSCAS

 pp. 1-4 Aug-2011
JIANG Yang, ChenYan Cai, Sai Weng Sin, Seng-Pan U, R. P. Martins, Clock-Jitter Sensitivity Reduction in CT Sigma-Delta Modulators Using Voltage-Crossing Detection DAC

IEEE Midwest Symposium on Circuits and Systems – MWSCAS

 pp. 1-4 Aug-2011
Tao He, Yun Du, Yang Jiang, Sai Weng Sin, Seng-Pan U, R. P. Martins, A Dual-VCO-Based Quantizer with Highly Improved Linearity and Enlarged Dynamic Range

IEEE International Midwest Symposium on Circuits and Systems – MWSCAS

 pp. 1-4 Aug-2011
Peng Zhang, Zhijie Chen, He Gong Wei, Sai Weng Sin, Seng-Pan U, Zhihua Wang, R. P. Martins, A Charge Pump Based Timing-Skew Calibration for Time-Interleaved ADC

", IEEE Midwest Symposium on Circuits and Systems – MWSCAS

 pp. 1-4 Aug-2011
Zhijie Chen, Peng Zhang, He Gong Wei, Sai Weng Sin, Seng-Pan U, R. P. Martins, Zhihua Wang, Noise Shaping Implementation in Two-Step/SAR ADC Architectures Based on Delayed Quantization Error

IEEE Midwest Symposium on Circuits and Systems – MWSCAS

 pp. 1-4 Aug-2011
Jianyu Zhong, Yan Zhu, Sai Weng Sin, Seng-Pan U, R. P. Martins, Multi-Merged-Switched Redundant Capacitive DACs for 2b/cycle SAR ADC

IEEE Midwest Symposium on Circuits and Systems – MWSCAS

 pp. 1-4 Aug-2011
Yun Du, Tao He, Creativity Prize for the Final Year Project (A 65nm CMOS High-Speed Low-Power Continuous-Time Sigma-Delta Modulator with VCO-Based Quantizer for WiMAX Application)

2011 IEEE Project Competition

 Jun-2011
Pengyu Yan, Zhiyuan Chen, 1st Runner-Up for the Final Year Project

2011 IEEE Project Competitions

 Jun-2011
He Gong Wei, Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, A 0.024mm2 8b 400MS/s SAR ADC with 2b/cycle and resistive DAC in 65nm CMOS

IEEE International Solid-State Circuit Conference (ISSCC),

 pp. 188-189 Feb-2011
He Gong Wei, Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, A 0.024mm2 8b 400MS/s SAR ADC with 2b/cycle and resistive DAC in 65nm CMOS

IEEE International Solid-State Circuit Conference (ISSCC),

 pp. 188-189 Feb-2011
Publication
Go to Top