Data Conversion and Signal Processing

Home/Research Group/Data Conversion and Signal Processing
Chi Hang Chan, Chipidea Microelectronics Prize (A Study on Comparator and Offset Calibration Techniques in High Speed Nyquist ADCs)

Chipidea Microelectronics

Oct-2011
Arshad Hussain, Sai Weng Sin, Seng-Pan U, R. P. Martins, NTF Zero Compensation Technique For Passive Sigma-Delta Modulator

IEEE Asia Pacific Conference on Postgraduate Research in Micro-electronics & Electronics (PrimeAsia)

pp. 82-85 Oct-2011
Yuan Fei, Sai Weng Sin, Seng-Pan U, R. P. Martins, A nonlinearity digital background calibration algorithm for 2.5bit/stage pipelined ADCs with opamp sharing architecture

Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PrimaAsia)

pp. 1-4 Oct-2011
Rui Wang, U-Fat Chio, Chi Hang Chan, Li Ding, Sai Weng Sin, Seng-Pan U, Zhihua Wang, R. P. Martins, A time-efficient dither-injection scheme for pipelined SAR ADC

IEEE Asia Pacific Conference on Postgraduate Research in Micro-electronics & Electronics (PrimeAsia)

pp. 9-12 Oct-2011
U-Fat Chio, Chi Hang Chan, Hou-Lon Choi, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 7-bit 300-MS/s Subranging ADC with Embedded Threshold & Gain-Loss Calibration

", IEEE European Solid-State Circuits Conference – ESSCIRC 2011

pp. 363-366 Sep-2011
U-Fat Chio, Chi Hang Chan, Hou-Lon Choi, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 7-bit 300-MS/s Subranging ADC with Embedded Threshold & Gain-Loss Calibration

", IEEE European Solid-State Circuits Conference – ESSCIRC 2011

pp. 363-366 Sep-2011
Peng Zhang, Zhijie Chen, He Gong Wei, Sai Weng Sin, Seng-Pan U, Zhihua Wang, R. P. Martins, A Charge Pump Based Timing-Skew Calibration for Time-Interleaved ADC

", IEEE Midwest Symposium on Circuits and Systems – MWSCAS

pp. 1-4 Aug-2011
JIANG Yang, ChenYan Cai, Sai Weng Sin, Seng-Pan U, R. P. Martins, Clock-Jitter Sensitivity Reduction in CT Sigma-Delta Modulators Using Voltage-Crossing Detection DAC

IEEE Midwest Symposium on Circuits and Systems – MWSCAS

pp. 1-4 Aug-2011
Zhijie Chen, Peng Zhang, He Gong Wei, Sai Weng Sin, Seng-Pan U, R. P. Martins, Zhihua Wang, Noise Shaping Implementation in Two-Step/SAR ADC Architectures Based on Delayed Quantization Error

IEEE Midwest Symposium on Circuits and Systems – MWSCAS

pp. 1-4 Aug-2011
ChenYan Cai, Yang Jiang, Sai Weng Sin, Seng-Pan U, R. P. Martins, A Passive Excess-Loop-Delay Compensation Technique for Gm-C Based Continuous-Time Sigma-Delta Modulators

IEEE Midwest Symposium on Circuits and Systems – MWSCAS

pp. 1-4 Aug-2011
Go to Top