A A A

Data Conversion and Signal Processing

Home/Research Group/Data Conversion and Signal Processing
Category: Data Conversion and Signal Processing Total: 483
Li Ding, Sio Chan, Kim Fai Wong, Sai Weng Sin, Seng-Pan U, R. P. Martins, 1st Runner-up (A Pseudo-Differential Comparator-Based Pipelined ADC with Common Mode Feedforward Technique)

The Institution of Engineering and Technology, Hong Kong (Undergraduate Section - IET Young Members Exhibition and Conference 2008)

 Dec-2008
Sai Weng Sin, Seng-Pan U, R. P. Martins, A 1.2-V 10-bit 60-360MS/s Time-Interleaved Pipelined ADC in 0.18um CMOS with Minimized Supply Headroom

IET Proceedings - Circuits, Devices and Systems

 vol. 4, Issue 1, pp. 1-13 Jan-2010
Sai Weng Sin, U-Fat Chio, Seng-Pan U, R. P. Martins, Statistical Spectra and Distortion Analysis of Time-Interleaved Sampling Bandwidth Mismatch

IEEE Trans. on Circuits and Systems II – Express Briefs

 vol. 55, Issue 7, pp. 648-652 Jul-2008
He Gong Wei, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, Delay Generator

Granted Number: 201246793

Application Number: 100116148

Taiwan Patent

 Mar-2014
Sai Weng Sin, Li Ding, Yan Zhu, He Gong Wei, Chi Hang Chan, U-Fat Chio, Seng-Pan U, R. P. Martins, Franco Maloberti, Analog to Digital Converter Circuit

Granted Number: 201242261

Application Number: 100107757

Taiwan Patent

 Mar-2014
Yan Zhu, Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, Split-SAR ADCs: Improved Linearity With Power and Speed Optimization

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on

 vol.22, no.2, pp.372,383 Feb-2014
Yan Zhu, Chi Hang Chan, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, Split-SAR ADCs: Improved Linearity with Power and Speed Optimization

", IEEE Transactions on Very Large Scale Integration (VLSI) Systems

 Vol.22, Issue: 2 , pp 372 - 383 Feb-2014
Sai Weng Sin, He Gong Wei, Li Ding, Yan Zhu, Chi Hang Chan, U-Fat Chio, Seng-Pan U, R. P. Martins, Franco Maloberti, A Time-Inteleaved Piplined-SAR Analog to Digital Converter with Low Power Consumption

Granted Number: 8,427,355

Application Number: 13/232,442

US Patent

 Apr-2013
He Gong Wei, U-Fat Chio, Sai Weng Sin, Seng-Pan U, R. P. Martins, Delay Generator

Granted Number: 8,441,295

Application Number: 13/289,229

US Patent

 May-2013
U-Fat Chio, He Gong Wei, Yan Zhu, Sai Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, Cascade Analog to Digital Converting System

Granted Number: 8,466,823

Application Number: 13/198,856

US Patent

 Jun-2013
Achievements
Go to Top