60-dB SNDR 100-MS/s SAR ADCs With Threshold Reconfigurable Reference Error Calibration 2018 Jan 26 | Fri ...
A 16-mW 1-GS/s With 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS 2017 Dec 01 | Fri ...
A 5.35 mW 10 MHz Bandwidth CT Third-Order ∆∑ Modulator with Single Opamp Achieving 79.6/84.5 dB SNDR/DR in 65 nm CMOS 2017 Nov 01 | Wed ...
60-dB SNDR 100-MS/s SAR ADCs With Threshold Reconfigurable Reference Error Calibration 2017 Oct 01 | Sun ...
A 4.2-mW 77.1-dB SNDR 5-MHz BW DT 2-1 MASH ΔΣ Modulator With Multirate Opamp Sharing 2017 Oct 01 | Sun ...
A missing-code-detection gain error calibration achieving 63dB SNR for an 11-bit ADC 2017 Sep 01 | Fri ...
A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch Calibrations 2017 Mar 17 | Fri ...