A A A

An Efficient DAC and Interstage Gain Error Calibration Technique For Multi-Bit Pipelined ADCs

Home/An Efficient DAC and Interstage Gain Error Calibration Technique For Multi-Bit Pipelined ADCs
2010-12-01T00:00:00+08:002010-12-01|Achievements, Research Group, Data Conversion and Signal Processing, Type, Conference papers and presentations|
Go to Top