A A A

數據轉換和信號處理

首頁/調研組/數據轉換和信號處理
分類: 數據轉換和信號處理 總計: 250
Seng-Pan U, R. P. Martins, J.E.Franca, Offset-& Gain-Compensated and Mismatch-Free SC Delay Circuit with Flexible Implementation

IEE Electronics Letters

 Vol. 35, Issue 3, pp 188-189 Feb-1999
Seng-Pan U, R. P. Martins, J.E.Franca, A Novel Half-Band SC Architecture for Effective Analog Impulse Sampled Interpolation

in Proc. of IEEE International Conference on Electronics, Circuits and Systems (ICECS)

 vol.1, pp 389-393 Sep-1998
Seng-Pan U, A Novel Impulse Sampled Interpolation Technique for Efficient and Accurate Analog Multirate Signal Processing

in Proc. of The 3rd China Association for Science and Technology (CAST) Conference of Young Scientists

 Aug-1998
Seng-Pan U, R. P. Martins, J.E.Franca, Impulse Sampled FIR Interpolation with SC Active-Delayed Block Polyphase Structures

IEE Electronics Letters

 vol. 34, Issue 5, pp. 443-444 Mar-1998
Seng-Pan U, R. P. Martins, J.E.Franca, Impulse sampled intermittent polyphase SC FIR rational decimators with double-sampling

in Proc. of IEEE Midwest Symposium on Circuits and Systems

 Vol. 2, pp 977-980 Aug-1997
Seng-Pan U, R. P. Martins, J.E.Franca, Intermittent Polyphase SC Structures for FIR Rational Interpolation

in Proc. of IEEE International Symposium on Circuits and Systems 1997 (ISCAS)

 Vol. 1, pp 121-124 Jun-1997
Seng-Pan U, R. P. Martins, J.E.Franca, New Impulse Sampled IIR Switched-Capacitor Interpolators

in Proc. of IEEE International Conference on Electronics, Circuits and Systems (ICECS)

 Vol. 1, pp 203-206 Oct-1996
Seng-Pan U, R. P. Martins, J.E.Franca, Switched-Capacitor Finite Impulse Response Interpolators without the Input Sample-and-Hold Filtering Effect

IEEE Midwest Symposium on Circuits and Systems (MWSCAS)

 Vol. 1 , pp 145-148 Aug-1996
Seng-Pan U, R. P. Martins, J.E.Franca, Switched-Capacitor Interpolators Without the Input Sample-and-Hold Filtering Effect

IEE Electronics Letters

 Vol. 32, Issue 10, pp 879-881 May-1996
R. P. Martins, Pong Chi Wai, Seng-Pan U, UMCHIP – First Integrated Circuit designed in Macau (Multifunctional & Mixed A/D – 1.2µm CMOS)

Proc. Int. Conf. on Education, Practice & Promotion of Computational Methods in Engineering using Small Computers - EPMESC-V

 pp. 1583-1589 Aug-1995
發表 著作
Go to Top