A A A

會議報告和簡報

首頁/發表 著作/會議報告和簡報
分類: 會議報告和簡報 總計: 474
Pui In Mak, Ka Hou Ao Ieong, Chong-Yin Fok, Seng-Pan U, R. P. Martins, A Complex Low-IF Transceiver Architecture for Relaxing Phase Noise and Settling Time Requirements of RF PLL-FS

in Proc. of IEEJ (7th) International Analog VLSI Workshop (AVLSIWS)

 pp. 221-226 Oct-2004
Kai-Yiu Che, Hon-Weng Chong, Seng-Pan U, R. P. Martins, A 1-V 5.12-MHz Sampling-Rate 13-bit CMOS Sigma-Delta Modulator Using Reset-Opamp Technique for Portable Aduio Data Acquistion System

in Proc. of IEEJ (7th) International Analog VLSI Workshop (AVLSIWS)

 pp. 186-191 Oct-2004
Weng Ieng Mok, Pui In Mak, Seng-Pan U, R. P. Martins, Model, Characterization and Solutions of Unstable Reference Voltage for Very-High-Speed Pipelined A/D Converters

in Proc. of IEEJ (7th) International Analog VLSI Workshop (AVLSIWS)

 pp. 138-143 Oct-2004
Hon-Weng Chong, Kai-Yiu Che, Seng-Pan U, R. P. Martins, A 1-V 2.56-MHz Clock-Rate CMOS Multi-bit Sigma-Delta Modulator with Reset-Opamp Technique and Pseudo Data-Weighted-Averaging for Portable Audio Data Acquisition System

in Proc. of IEEJ (7th) International Analog VLSI Workshop (AVLSIWS)

 pp. 180-185 Oct-2004
Sai Weng Sin, Seng-Pan U, R. P. Martins, Novel Low Jitter Multi-Phase Clock Generation Scheme for Parallel Analog-to-Digital Conversion Systems

Proc. IEEE/IEEJapan International Analog VLSI Workshop – AVLSIWS 2004

 pp. 172-175 Oct-2004
Pui In Mak, Seng-Pan U, R. P. Martins, A Power-and-Area Efficient, Multifunctional CMOS A/D Interface for a Low-IF/Zero-IF Reconfigurable Receiver

", in Proc. of IEEJ (7th) International Analog VLSI Workshop (AVLSIWS)

 pp. 233-238 Oct-2004
Ngai Kong, Seng-Pan U, R. P. Martins, A Novel Current-Mode Reconfigurable Membership Function Circuit for Mixed-Signal Fuzzy Hardware

Proc. IEEE/IEE Regional Inter-University Post-graduate EEE Conference – RIUPEEEC 2006

 pp. 101-104 Jul-2004
Weng Ieng Mok, Pui In Mak, Seng-Pan U, R. P. Martins, Modeling of Noise Sources in Reference Voltage Generator for Very-High-Speed Pipelined ADC

in Proc. of the 47th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)

 vol. 1, pp. 5-8 Jul-2004
Kin-Sang Chio, Seng-Pan U, R. P. Martins, A Novel Low-Voltage 2nd-Order Sigma-Delta Modulator with Double-Sampling for GSM/DECT/WCDMA

in Proc. of International Conference on Communications, Circuits and Systems (ICCCAS)

 vol. 2, pp. 1146-1150 Jun-2004
Pui In Mak, Kin-Kwan Ma, Weng Ieng Mok, Chi-Sam Sou, Kit-Man Ho, Cheng-Man Ng, Seng-Pan U, R. P. Martins, An I/Q-Multiplexed and OTA-Shared CMOS Pipelined ADC with an A-DQS S/H Front-End for Two-Step-Channel-Select Low-IF Receiver

in Proc. of the IEEE International Symposium on Circuits and Systems (ISCAS)

 vol. 1, pp. 1068-1071 May-2004
發表 著作
Go to Top