A A A

會議報告和簡報

首頁/發表 著作/會議報告和簡報
分類: 會議報告和簡報 總計: 474
Yan Zhu, U-Fat Chio, He Gong Wei, Sai Weng Sin, Seng-Pan U, R. P. Martins, Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs

in Proceedings of IEEE International Midwest Symposium on Circuits and Systems – MWSCAS 2008

 pp. 922-925 Aug-2008
Chon-Teng Ma, Pui In Mak, Mang I Vai, Peng Un Mak, Sio Hang Pun, R. P. Martins, Design of a Low-Power Low-Noise Bio-Potential Readout Front-End in CMOS

in Proc. of Regional Inter-University Graduate Conference on Electrical Engineering (RIUGCEE)

 Jul-2008
Pui In Mak, Views, Experience, and Prospects for Education in Circuits and Systems

in Proc. of the IEEE Circuits and Systems Society Education Workshop

 pp.9 May-2008
Pui In Mak, Ka Hou Ao Ieong, R. P. Martins, An Open-Source-Input, Ultra- Wideband LNA with Mixed-Voltage ESD Protection for Full-Band (170-to-1700 MHz) Mobile TV Tuners

in Proc. of IEEE International Symposium on Circuits and Systems (ISCAS)

 pp. 668-671 May-2008
He Gong Wei, Chon-Kit Lai, Seng-Pan U, R. P. Martins, A 100MS/s Recycling 2-Step ADC Embedding Programmable Gain Amplification for DVB Satellite

the 50th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)

 pp. 132-135 Aug-2007
Ngai Kong, Seng-Pan U, R. P. Martins, A Novel Reconfigurable Membership Function Circuit for Analog Fuzzy Logic Controller

Proceedings of 20th China Symposium on Circuits and Systems – CSCAS 2007

 pp. 163-168 Jun-2007
Weng Ieng Mok, Pui In Mak, Seng-Pan U, R. P. Martins, A Highly-Linear Successive-Approximation Front-End Digitizer with Built-in Sample-and-Hold Function for Pipeline/Two-Step ADC

in Proc. of the IEEE International Symposium on Circuits and Systems (ISCAS)

 pp. 1947-1950 May-2007
Ka Hou Ao Ieong, Seng-Pan U, R. P. Martins, A 1-V 2.5-mW Transient-Improved Current-Steering DAC using Charge-Removal-Replacement Technique

IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)

 pp. 183-186 Dec-2006
Sai Weng Sin, Seng-Pan U, R. P. Martins, Novel Timing-Skew-Insensitive, Multi-phase Clock Generation Scheme for Parallel DAC and N-Path Filter

Proc. IEEE/IEE Regional Inter-University Post-graduate EEE Conference – RIUPEEEC 2006

 pp. 133-136 Jul-2006
Jun-Xia Ma, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 1.8V 1.056GS/s 6-b Flash-Interpolation ADC for MB-OFDM UWB Applications

Proceedings of RIUPEEEC (Macao, China)

 pp. 105-108 Jul-2006
發表 著作
Go to Top