數據轉換和信號處理

首頁/調研組/數據轉換和信號處理
Zhijie Chen, Yang Jiang, ChenYan Cai, He Gong Wei, Sai Weng Sin, Seng-Pan U, Zhihua Wang, R. P. Martins, A 22.4μW 80dB SNDR ΣΔ Modulator with Passive Analog Adder and SAR Quantizer for EMG Application

IEEE Asian Solid-State Circuit Conference – (A-SSCC)

pp 257-260 Nov-2012
Jianyu Zhong, Yan Zhu, Sai Weng Sin, Seng-Pan U, R. P. Martins, Inter-Stage Gain Error Self-Calibration of a 31.5fJ 10b 470MS/s Pipelined-SAR ADC

IEEE Asian Solid-State Circuit Conference – (A-SSCC)

pp 153-156 Nov-2012
Chi Hang Chan, Scientific and Technological R&D Award (Master Student)

The Science and Technology Development Fund

Oct-2012
U-Fat Chio, Scientific and Technological R&D Award (PhD Student), Macau Science and Technology Award 2012

FDCT

Oct-2012
Yan Zhu, Scientific and Technological R&D Award (PhD Student), Macau Science and Technology Award 2012

FDCT

Oct-2012
He Gong Wei, Scientific and Technological R&D Award (PhD Student), Macau Science and Technology Award 2012

FDCT

Oct-2012
Guohe Yin, He Gong Wei, U-Fat Chio, Sai Weng Sin, Seng-Pan U, Zhihua Wang, R. P. Martins, A 0.024mm2 4.9 fJ 10-Bit 2MS/s SAR ADC in 65 nm CMOS

IEEE European Solid-State Circuits Conference – ESSCIRC 2012

pp 377-380 Sep-2012
Rui Wang, U-Fat Chio, Sai Weng Sin, Seng-Pan U, Zhihua Wang, R. P. Martins, A 12-Bit 110MS/S 4-Stage Single-Opamp Pipelined SAR ADC with Ratio-Based GEC Technique

IEEE European Solid-State Circuits Conference – ESSCIRC 2012

pp 265-268 Sep-2012
ChenYan Cai, Yang Jiang, Sai Weng Sin, Seng-Pan U, R. P. Martins, An ELD Tracking Compensation Technique for Active-RC CT ΣΔ Modulators

IEEE Int. Midwest Symposium on Circuits and Systems (MWSCAS) 2012

pp 1096-1099 Aug-2012
Si-Seng Wong, U-Fat Chio, Yan Zhu, Sai Weng Sin, Seng-Pan U, R. P. Martins, A 2.3mW 10-bit 170MS/s Two-Step Binary-Search Assisted Time-Interleaved SAR ADC

IEEE Custom Integrated Circuits Conference – CICC 2012

pp 1-4 Aug-2012
Go to Top