A A A

成就

首頁/成就
分類: 成就 總計: 970
Pui In Mak, Seng-Pan U, R. P. Martins, A 1-V transient-free and DC-offset-canceled PGA with a 17.1-MHz constant bandwidth over 52-dB control range in 0.35-/spl mu/m CMOS

in Proc. of IEEE Custom Integrated Circuits Conference (CICC)

 pp. 649-652 Sep-2005
Seng-Pan U, R. P. Martins, J.E.Franca, Design of Very High-Frequency Multirate Switched-Capacitor Circuits – Extending the Boundaries of CMOS Analog Front-End Filtering

The International Series in Engineering and Computer Science - Analog Circuits and Signal Processing, Springer

 978-0-387-26121-8 Sep-2005
Pui In Mak, Seng-Pan U, R. P. Martins, Two-Step Channel Selection – A Novel Technique for Reconfigurable Multistandard Transceiver Front-Ends

IEEE Transactions on Circuits and Systems-I, Regular Paper

 Vol. 52, issue 7, pp 1302-1315 Jul-2005
R. P. Martins, Certificate of Merit

IEEE Regional Inter-University Post-graduate Electrical and Electronic Engineering Conference – RIUPEEEC'2005,

 Jul-2005
Sai Weng Sin, Seng-Pan U, R. P. Martins, Novel low-voltage circuit techniques for fully-differential reset- and switched-opamps

in Proc. of Ph.D. Research In Micro-Electronics & Electronics (PRIME)

 pp. 398-401 Jul-2005
Pui In Mak, Seng-Pan U, R. P. Martins, Multistandard-Compliant Receiver Architecture with low-voltage Implementation

in Proc. of Ph.D. Research In Micro-Electronics & Electronics (PRIME)

 pp. 223-226 Jul-2005
Pui In Mak, Seng-Pan U, R. P. Martins, Silver Leaf Certificate (Multistandard-Compliant Receiver Architecture with low-voltage Implementation)

IEEE Ph.D. Research in Microelectronics and Electronics Conference – PRIME'2005

 Jul-2005
Pui In Mak, R. P. Martins, Seng-Pan U, Award for Second Place / Conceptual Architecture Category (A 1V IEEE 802.11a/b/g-Compliant Receiver IF-to-Baseband Chip in 0.35µm CMOS for Low-Cost Wireless SiP)

42nd Edition of Design Automation Conference – DAC’2005 (Anaheim)

 Jun-2005
Weng Ieng Mok, Pui In Mak, Seng-Pan U, R. P. Martins, On-Chip Unsteady Reference Voltage Compensation Techniques for Very-High-Speed Pipelined ADC

in Proc. of Regional Inter-University Postgraduate Electrical and Electronic Engineering Conference (RIUPEEEC)

 pp. 276-280 Jun-2005
Chon-In Lao, Seng-Pan U, R. P. Martins, A Novel Semi-MASH Sub-stage for High-order Cascade Sigma-Delta Modulators

in Proc. of IEEE International Symposium on Circuits and Systems (ISCAS)

 vol. 4, pp. 3095-3098 May-2005
發表 著作
Go to Top