2nd Runner-up for the Final Year Project (A Multibit Dual-Feedback CT Sigma Delta Modulator with Lowpass Signal Transfer Function) - University of Macau | State Key Laboratory of Analog and Mixed-Signal VLSI