A A A

无线IC

首页/调研组/无线IC
分类： 无线IC 共计: 289
Pui In Mak, Seng-Pan U, R. P. Martins, Silver Leaf Certificate (Multistandard-Compliant Receiver Architecture with low-voltage Implementation)

IEEE Ph.D. Research in Microelectronics and Electronics Conference – PRIME'2005

 Jul-2005
Pui In Mak, Seng-Pan U, R. P. Martins, Multistandard-Compliant Receiver Architecture with low-voltage Implementation

in Proc. of Ph.D. Research In Micro-Electronics & Electronics (PRIME)

 pp. 223-226 Jul-2005
Weng Ieng Mok, Pui In Mak, Seng-Pan U, R. P. Martins, On-Chip Unsteady Reference Voltage Compensation Techniques for Very-High-Speed Pipelined ADC

in Proc. of Regional Inter-University Postgraduate Electrical and Electronic Engineering Conference (RIUPEEEC)

 pp. 276-280 Jun-2005
Ka Hou Ao Ieong, Chong-Yin Fok, Pui In Mak, Seng-Pan U, R. P. Martins, A Frequency Up-Conversion and Two-Step Channel Selection Embedded CMOS D/A Interface

in Proc. of IEEE International Symposium on Circuits and Systems (ISCAS)

 vol. 1, pp. 392-395 May-2005
Pui In Mak, Ka Hou Ao Ieong, Chong-Yin Fok, Seng-Pan U, R. P. Martins, A Complex Low-IF Transceiver Architecture for Relaxing Phase Noise and Settling Time Requirements of RF PLL-FS

in Proc. of IEEJ (7th) International Analog VLSI Workshop (AVLSIWS)

 pp. 221-226 Oct-2004
Weng Ieng Mok, Pui In Mak, Seng-Pan U, R. P. Martins, Model, Characterization and Solutions of Unstable Reference Voltage for Very-High-Speed Pipelined A/D Converters

in Proc. of IEEJ (7th) International Analog VLSI Workshop (AVLSIWS)

 pp. 138-143 Oct-2004
Pui In Mak, Seng-Pan U, R. P. Martins, A Power-and-Area Efficient, Multifunctional CMOS A/D Interface for a Low-IF/Zero-IF Reconfigurable Receiver

", in Proc. of IEEJ (7th) International Analog VLSI Workshop (AVLSIWS)

 pp. 233-238 Oct-2004
Pui In Mak, Seng-Pan U, R. P. Martins, Best Paper Award (A Power-and-Area Efficient, Multifunctional CMOS A/D Interface for a Low-IF/Zero-IF Reconfigurable Receiver)

IEEJ (7th) International Analog VLSI Workshop (AVLSIWS 2004)

 Jul-2004
Weng Ieng Mok, Pui In Mak, Seng-Pan U, R. P. Martins, "2nd Prize” in Student Paper Contest (Modeling of Noise Sources in Reference Voltage Generator for Very-High-Speed Pipelined ADC)

IEEE International Midwest Symposium on Circuits and Systems (MWSCAS 2004)

 Jul-2004
Weng Ieng Mok, Pui In Mak, Seng-Pan U, R. P. Martins, Modeling of Noise Sources in Reference Voltage Generator for Very-High-Speed Pipelined ADC

in Proc. of the 47th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)

 vol. 1, pp. 5-8 Jul-2004
成就
Go to Top