会议报告和简报

首页/发表 著作/会议报告和简报
Jiang DongYang, Liang Qi, Sai Weng Sin, Franco Maloberti, R. P. Martins, A 5MHz-BW, 86.1dB-SNDR 4X Time-Interleaved 2nd-order ÄÓ Modulator with Digital Feedforward Extrapolation in 28nm CMOS

CICC 2020

Mar-2020
Yan Song, Yan Zhu, Chi Hang Chan, R. P. Martins, A 2.56mW 40MHz-Bandwidth 75dB-SNDR PartialInterleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration

IEEE International Solid-State Circuits Conference (ISSCC)

pp.164-166 Feb-2020
Mo Huang, Yan Lu, R. P. Martins, A 2-Phase Soft-Charging Hybrid Boost Converter with Doubled-Switching Pulse Width and Shared Bootstrap Capacitor Achieving 93.5% Efficiency at a Conversion Ratio of 4.5

IEEE International Solid-State Circuits Conference (ISSCC)

pp. 198-200 Feb-2020
Minglei Zhang, Yan Zhu, Chi Hang Chan, R. P. Martins, A 4× Interleaved 10GS/s 8b Time-Domain ADC with 16× Interpolation-Based Inter-Stage Gain Achieving >37.5dB SNDR at 18GHz Input

IEEE International Solid-State Circuits Conference (ISSCC)

pp. 252-254 Feb-2020
Gengzhen Qi, Haijun Shao, Pui In Mak, Jun Yin, R. P. Martins, A 1.4-to-2.7GHz FDD SAW-less Transmitter for 5G-NR Using a BW-Extended N-Path Filter-Modulator, an Isolated-BB Input and a Wideband TIA-Based PA Driver Achieving <-157.5dBc/Hz OB Noise

IEEE International Solid-State Circuits Conference (ISSCC)

Digest., pp. 172-173 Feb-2020
Chao Fan, Jun Yin, Chee-Cheow Lim, Pui In Mak, R. P. Martins, A 9mW 54.9-to-63.5GHz Current-Reuse LO Generator with a 186.7dBc/Hz FoM by Unifying a 20GHz 3rd Harmonic-Rich Current-Output VCO, a Harmonic-Current Filter and a 60GHz TIA

IEEE International Solid-State Circuits Conference (ISSCC)

pp. 282-284 Feb-2020
Zihao Zheng, Lai Wei, Jorge Lagos, Ewout Martens, Yan Zhu, Chi Hang Chan, Jan Craninckx, R. P. Martins, A Single-Channel 5.5mW 3.3GS/s 6b Fully Dynamic Pipelined ADC with Post-Amplification Residue Generation

IEEE International Solid-State Circuits Conference (ISSCC)

pp. 254-256 Feb-2020
Xiaoteng Zhao, Yong Chen, Pui In Mak, R. P. Martins, A 0.14-to-0.29-pJ/bit 14-GBaud/s Trimodal (NRZ/PAM-4/PAM-8) Half-Rate Bang-Bang Clock and Data Recovery Circuit (BBCDR) in 28-nm CMOS

IEEE Asia Pacific Conference on Circuits and Systems

Nov-2019
Yanwei Jia, Cell-based drug screening on microfluidics, Keynote Speaker

The second symposium for cell analysis on micro/nanofluidics, Beijing

Sep-2019
Jiangchao Wu, Ka-Chon Lei, Hou-Man Leong, JIANG Yang, Man-Kay Law, Pui In Mak, R. P. Martins, Fully Integrated High Voltage Pulse Driver Using Switched-Capacitor Voltage Multiplier and Synchronous Charge Compensation in 65-nm CMOS

in IEEE Int'l Symposium on IC and Systems (ISICAS)

pp. 1768 - 1772, Venice, Italy Aug-2019
Go to Top