A 0.7-to-2.5 GHz, 61% EIRP System Efficiency, Four-Element MIMO TX System Exploiting Integrated Power-Relaxed Power Amplifiers and an Analog Spatial De-Interleave - University of Macau | State Key Laboratory of Analog and Mixed-Signal VLSI