# Capacitive Floating Level Shifter: Modeling and Design

Wen-Ming Zheng<sup>1,2</sup>, Chi-Seng Lam<sup>1,2</sup>, Sai-Weng Sin<sup>1,2</sup>, Yan Lu<sup>1</sup>, Man-Chung Wong<sup>1,2</sup>, Seng-Pan U<sup>1,2</sup>, R.P. Martins<sup>1,2,3</sup>

1 - State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China

2 - Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China

3 - On leave from Instituto Superior Técnico, Universidade de Lisboa, Portugal

E-mail: cslam@umac.mo or C.S.Lam@ieee.org

*Abstract*—This paper introduces the failure operation principle of the capacitive floating level shifter, as well as its simplified circuit model. Based on the model, the mathematical equations for analyzing the level shifter's characteristics and its respective performances are also derived. Design criteria for the capacitive floating level shifter are proposed derived from the model and corresponding MATLAB simulation results. Furthermore, transistor-level simulations using 65-nm CMOS technology verify the deduced simplified circuit model and the proposed design criteria, following which, overdesign can be avoided to guarantee the proper operation of the floating capacitive level shifter, thus saving chip area and reducing cost.

*Keywords*—level shifter; floating level shifter; DC-DC converter; switched-capacitor; fully-integrated

# I. INTRODUCTION

Level shifters are used in applications where there is a need to interface between different voltage domains. There are two types of level shifters: full-swing and floating, which can be distinguished by whether the voltage domains share a common ground potential or not. Floating level shifters are used to shift the potential of control signals from circuits powered by low voltage power rails to the potential of circuits with floating power and ground rails [1]. Thus floating level shifters are often used in the gate drivers to drive power output stages in applications such as DC-DC converters, biomedical transducer drivers, Class-D audio amplifiers, MEMS, and LCD drivers[1]-[4]. Fig. 1(a) shows the basic floating level shifter circuit. As analyzed in [5], this type of level shifter cannot operate at high speed, and consumes high power and a large layout area. To cope with the speed problem, two capacitors can be added in parallel with the stacked transistor [6]-[8], as shown in Fig. 1(b) and (c), which further increases the layout area. The improved floating level shifters presented in [1], [5], [9] exhibit significant improvements in speed and layout area, but they are more complex and a control signal is required to set their initial state, which may not be suitable in some applications [10]. Furthermore, the improved floating level shifters presented in [1], [10]-[12] either consume static power or need additional pulse generation circuits, which also increases the level shifter circuit complexity.

A capacitive floating level shifter as shown in Fig. 2 was proposed by Tanzawa *et.al* in 2002 [13], in which the stacked transistors are eliminated when compared with Fig.1(c). This

978-1-4799-8641-5/15/\$31.00 ©2015 IEEE

circuit is composed of three parts, a latch holding the level shifted voltage, two coupling capacitors connected with the latched nodes, and two inverters driving the coupling capacitors. This type of capacitive level shifter is simpler, and the chip area, current consumption and propagation delay are also small [4]. However, this capacitive level shifter may fail to operate if not designed properly. Among the existing circuit structures, only a rough and limited analysis of this type of level shifter can be found in [4] and [13]. In this paper, a complete analysis about the capacitive floating level shifter is presented, highlighting how to guarantee its normal operation and dynamic performances without overdesigning the size of its MOS transistors and capacitors. In section II, the failure operation principle of the capacitive floating level shifter is first introduced and its simplified circuit model is constructed. Based on this simplified circuit model, the mathematical equations for analyzing the level shifter's characteristics and performances are derived. To verify this circuit model, simulations are performed with MATLAB. Based on the model and the simulation results, the design criteria for the capacitive floating level shifter are proposed. In section III, transistor level simulations using 65-nm CMOS technology are provided to verify the deduced simplified circuit model and the proposed design criteria.

# II. CAPACITIVE FLOATING LEVEL SHIFTER ANALYSIS

### A. Failure Operating Principle

From Fig. 2, assume that the initial conditions for the circuit nodes In,  $n_1$ , Out,  $n_2$  and  $out\_shift$  are: In low,  $n_1$  high, Out low,  $n_2$  high,  $out\_shift$  low. When In goes from low to high,  $n_1$  is pulled down to GND and Out is pulled up to high. If  $C_b$  or the on-resistance of inverter I3 and I4 is sufficiently large, the changes of the voltage difference across the capacitor  $C_b$  will be small, then  $n_2$  and  $Out\_Shift$  will follow  $n_1$  and Out to rise or fall approximately by the amplitude of  $V_{DDL}$ , respectively. If  $n_2$  and  $Out\_Shift$  rises or falls to the switching threshold [15] of the inverter I3 and I4, the state of the cross-coupled latch will change due to the positive feedback. In contrast, if  $C_b$  and the on-resistance are small, when  $n_2$  and  $Out\_Shift$  rises or falls following  $n_1$  and  $Out\_Shift$  rises or falls to other will be large current discharging or charging  $C_b$  through the on-resistance, resulting in large changes of the voltage



Fig. 1. (a) Basic floating level shifter [5], (b) basic floating level shifter with bootstrap capacitor [6], (c) 0-VDD to VDD-2VDD floating level shifter [7].



Fig. 2. Capacitive floating level shifter [13].



Fig. 3. (a) A simplified circuit model of the capacitive floating level shifter (b) its charging and discharging behavior.

difference across the capacitor  $C_b$ , then there is a chance that  $n_2$  and *Out\_Shift* will not reach the switching threshold to invert the latch via positive feedback, thus the level shifter fails to operate properly.

## B. Simplified Circuit Model

To define the design criteria that will ensure the proper operation and performance of the capacitive floating level shifter, a simplified model is constructed, with the equivalent circuits at node  $n_2$  and Out Shift shown in Fig. 3(a), respectively, which are identical. The only difference is related with the fact that when the signal is low at one node it will be high at the other, and vice versa. In this model,  $C_p$  is the total parasitic capacitance at node  $n_2$  or Out Shift, and  $R_{on}$ represents the on-resistance of the transistors of both inverters I3 and I4. The equivalent circuit at node  $n_2$  or Out Shift is modeled by the parallel connection of  $C_p$  and  $R_{on}$ . The other terminal of  $C_p$  and  $R_{on}$  connects to  $V_{SSH}$  when  $V_{n2}$  is low, while to  $V_{DDH}$  when  $V_{n2}$  is high. This model only considers that the voltage rise or fall at node  $n_2$  or *Out Shift* is only caused by the voltage rise or fall at node  $n_1$  or *Out*, and the inverter is only represented by its parasitic capacitance  $C_p$  and onresistance  $R_{on}$ , not considering its dynamic characteristics. Then,  $V_{n2}$  will stop rising and begin to fall as  $V_{n1}$  reaches its steady state when the effects of  $V_{Out\_Shift}$  and  $V_{Out}$  are not counted,  $V_{Out\_Shift}$  will stop falling and begins to rise as  $V_{Out}$ reaches its steady state without the effects of  $V_{n2}$  and  $V_{n1}$ , and vice versa, as shown in Fig. 3(b). Actually, when both  $V_{n2}$  and  $V_{Out Shift}$  reach the switching threshold of the inverter, they continue to rise or fall due to the positive effect of the crosscoupled inverter.

Assuming the voltage at node  $n_1(V_{n1})$  and  $Out(V_{Out})$  rises or falls linearly,  $V_{n2}$  can be obtained by KCL at node  $n_2$  where current flows through  $C_b$  to node  $n_2$  is equal to the current flowing from  $n_2$  into  $C_p$  and  $R_{on}$ . In region I, as shown in Fig. 3(b), when  $V_{n1}$  rises linearly (i.e.,  $\frac{dV_{n1}(t)}{dt}$  is a positive constant), using KCL at node  $n_2$  leads to,

$$C_{b} \frac{d \left[ V_{n1}(t) - V_{n2}(t) \right]}{dt} = C_{p} \frac{d V_{n2}(t)}{dt} + \frac{V_{n2}(t) - V_{SSH}}{R_{on}}$$
(1)

Solving (1),

$$V_{n2}(t) = R_{on} * C_b \frac{dV_{n1}(t)}{dt} * \left(1 - e^{\frac{-t}{R_{on}(C_b + C_p)}}\right) + V_{SSH}, \ (0 \le t \le T_r)$$
(2)

In region II as shown in Fig. 3(b),  $V_{n1}$  reaches its steadystate  $\left(\frac{dV_{n1}(t)}{dt}=0\right)$ , (1) thus becomes,

$$-C_{b}\frac{dV_{n2}(t)}{dt} = C_{p}\frac{dV_{n2}(t)}{dt} + \frac{V_{n2}(t) - V_{SSH}}{R_{on}}$$
(3)

 $T_r$  is the rise time of  $V_{n1}$ , and if the voltage at time  $T_r$  is  $V_{Tr}$ , solving (3) implies,

$$V_{n2}(t) = (V_{T_r} - V_{SSH}) * e^{\frac{-(t - T_r)}{R_{on}(C_b + C_p)}} + V_{SSH}, \ (t \ge T_r)$$
(4)

In this model, it is only considered that the voltage at node  $n_2$  is pulled up by the rise of  $V_{n1}$  (charge pump effect), and  $V_{n2}$  will begin to fall in region II, as Fig. 3(b) and (4) illustrate.

When  $V_{n1}$  rises,  $V_{Out}$  will fall due to the effect of the inverter *I*2. Similarly, assuming  $V_{Out}$  falls linearly, using KCL at node *Out\_Shift* and solving the resulting differential equations,  $V_{Out}$  *Shift* can be obtained as follows,

$$V_{Out\_Shift}(t) = R_{on} * C_b \frac{dV_{Out}(t)}{dt} * \left(1 - e^{\frac{-t}{R_{on}(C_b + C_p)}}\right) + V_{DDH}, \ (0 \le t \le T_f)$$
(5)

$$V_{Out\_Shift}(t) = (V_{T_f} - V_{DDH}) * e^{\frac{-(t - T_f)}{R_{on}(C_b + C_p)}} + V_{DDH}, (t \ge T_f)$$
(6)

where  $T_f$  is the fall time of  $V_{Out}$ ,  $V_{Tf}$  is the voltage at time  $T_{f}$ . On the other hand  $\frac{dV_{Out}(t)}{dt}$  is a negative constant in (5), because  $V_{Out}$  falls linearly.

The case where  $V_{n1}$  falls and  $V_{Out}$  rises linearly is similar as the above.

#### C. Simulation and Analysis with MATLAB

The above equations based on the simplified level shifter model can be simulated with MATLAB, assuming that  $V_{n1}$ rises linearly and  $V_{Out}$  falls linearly. The case where  $V_{n1}$  falls and  $V_{Out}$  rises both linearly are similar. Furthermore, the propagation delay of inverter *12* also plays an important role in the proper operation of the level shifter, as it will be illustrated and discussed later.

Table I shows a set of capacitive floating level shifter parameters for MATLAB simulation. It is assumed that the capacitances of two  $C_b$ ,  $R_{on}$  of I3 and I4 in Fig.2 are the same.  $T_d$  represents the propagation delay of inverter I2. Fig. 4(a) shows the corresponding MATLAB simulations. From Fig. 4(a), it is clearly seen that when the voltage  $V_{n1}$  rises,  $V_{n2}$  rises until  $V_{n1}$  stops rising, then  $V_{n2}$  begins to fall.  $V_{Out}$  falls and V<sub>Out Shift</sub> falls until V<sub>Out</sub> stops falling, then V<sub>Out Shift</sub> begins to rise. Supposing that the switching thresholds of the inverters 13 and 14 are at the middle of the voltage level (1.8V in this case) to shift to, which is optimal for inverting the latch, and  $V_{n2}$  and  $V_{Out Shift}$  is pulled down or pulled up only via  $C_b$ , then the region to reliably invert the latch is the area enclosed by the black lines ( $V_{n2}$  and  $V_{Out\_Shift}$ ) as shown in Fig. 4(a). Within this area, the pull up voltage is greater than the required switching threshold (1.8V) while the pull down voltage is less than the switching threshold, simultaneously, which will definitely change the state of the latch via positive feedback. Therefore, if this condition is satisfied, the level shifter can operate properly. In Fig. 4(b), when  $C_b$  decreases to 60fF,  $V_{n2}$ and  $V_{Out_{shift}}$  never reach the switching threshold, there is no area enclosed by  $V_{n2}$  and  $V_{Out Shift}$ , thus the level shifter can fail to operate.

It should be noted that in Fig. 4(a),  $V_{n2}$  stops rising and begins to fall,  $V_{Out\_Shift}$  stops falling and begins to rise due to the simplified model which only considers the charge pump effect without taking into account the dynamics and positive feedback of the inverters *I*3 and *I*4. In reality,  $V_{n2}$  will rise to 2.4V and  $V_{Out\_Shift}$  will fall to 1.2V in the case of Fig. 4(a). The cases exhibited in Fig. 5 are similar.

To determine the effects of other parameters  $(T_d, R_{on}, T_r)$  $C_p$ ) on the level shifter proper operation and performances, Fig. 5(a) shows the simulation results when the propagation delay of the inverter I2 is changed to  $T_d=20$  ps while keeping other parameters unchanged. When compared with Fig. 4(a), it clearly shows that the region to reliably invert the latch becomes smaller and the time required for  $V_{n2}$  and  $V_{Out\_Shift}$  to reach the switching threshold, simultaneously, becomes longer as  $T_d$  increases. If  $T_d$  is further increased, there will be no enclosed area, and then the level shifter can fail to operate. Fig. 5(b) shows the case when only  $R_{on}$  is increased to 500 $\Omega$ , the enclosed area becomes wider and the time becomes shorter, Fig. 5(c) and (d) show the situation when  $V_{n1}$  rise time Tr is increased to 70ps and  $C_p$  is increased to 50fF respectively, both enclosed areas become smaller and the time longer, when compared with Fig. 4(a).

 TABLE I. CAPACITIVE FLOATING LEVEL SHIFTER PARAMETERS

 (MATLAB SIMULATION)

T <sub>r</sub> (ps)	$R_{on}(\Omega)$	$C_b(\mathbf{fF})$	$C_p(\mathbf{fF})$	$T_d(ps)$	V <sub>SSH</sub> (V)	V <sub>DDH</sub> (V)
50	300	200	20	0	1.2	2.4

#### D. Design Procedures

Based on the previous analysis and simulation results, the following design considerations for capacitive floating level shifter are summarized for sizing MOS transistors of the inverters I1, I2, I3 and I4 and  $C_b$ .



Fig. 4. MATLAB simulation results of  $V_{n2}$  and  $V_{Out\_Shift}$  when (a)  $C_b=200$  fF and (b)  $C_b=60$  fF.



Fig. 5. MATLAB simulation results of  $V_{n2}$  and  $V_{Out\_Shift}$  when (a)  $T_d=20$ ps, (b)  $R_{on}=500\Omega$ , (c)  $T_r=70$ ps and (d)  $C_p=50$ fF, while other parameters are the same as Fig. 4(a).

1). Determining the size of I1 and I2: When  $R_{on}$  is sufficiently large,  $V_{n2}$  and  $V_{Out\_Shift}$  will follow  $V_{n1}$  and  $V_{Out}$  to keep the voltage difference across  $C_b$  almost constant. However, large  $R_{on}$  turns the inverter more sensitive to noises and disturbances. Typical values of  $R_{on}$  for a well-designed inverter are in the k $\Omega$  range [15]. Then, the size of the MOS transistor for inverters I3 and I4 can be determined according to  $R_{on}(\text{in } k\Omega \text{ range})$  and the switching threshold. The switching threshold should be at the middle of the floating voltage level ( $V_{DDH}$  and  $V_{SSH}$ ), which is optimum to invert the latch.

2). Determining the size of I3 and I4: When  $R_{on}$  or  $C_b$  is sufficiently large,  $V_{n2}$  and  $V_{Out\_Shift}$  will follow  $V_{n1}$  and  $V_{Out}$ . The rise time and fall time of I1 and I2 can be determined to be equal to the desired level shifter output rise and fall times. Then, the size of I1 can be determined according to the fall time and rise time and the total parasitic capacitance at node  $n_1$  and  $n_2$ , and the size of I2 can be obtained according to the fall and rise times and the total parasitic capacitance at node Out and  $Out\_Shift$  (the load capacitor should be included). Considering the propagation delay of I2, the design margin of the size of I1 and I2 should be considered.

3). Determining the capacitance of  $C_b$ :  $C_b$  can be obtained with the help of (2) and (5) in such a way that  $V_{n2}(t)$  and  $V_{Out\_Shift}$  can reach the switching threshold voltage. Also, the design margin should be counted.

4). Fine tune the level shifter: If the rise and fall times of the level shifter output are not satisfied the required specifications, of I1 and I2, I3 and I4 can be simultaneously scaled up in order to meet the desired performance, while keeping  $C_b$  unchanged. To meet the delay requirements, it is necessary either to scale up I1 and I2 or  $C_b$ .

## III. SIMULATION RESULTS

To verify the deduced model and previous failure operation analysis, the transistor level of the capacitive floating level shifter circuit are built using a STM 65nm CMOS process, shifting the input signal ranging from 0-1.2V to 1.2-2.4V.

A set of designed parameters for simulating the level shifter performances are summarized in Table II, in which those designed parameters' values are also used to obtain the conditions of Fig. 4(a). The load capacitance of the level shifter  $C_L$ =10fF, which represents the input capacitance of the output buffer of the level shifter.

TABLE II. DESIGNED LEVEL SHIFTER PARAMETERS FOR SIMULATION
--

Component	Type of MOS		W(µm)(L=0.06µm)		
<i>I</i> 1	Р	Ν	3	1.2	
<i>I</i> 2	Р	Ν	3	1.2	
I3	Р	Ν	2	0.8	
<i>I</i> 4	Р	Ν	2	0.8	
$C_b$	200fF				
$C_p$	20fF				

Fig.6 shows the simulated waveforms of the level shifter based on the parameters from Table II. The simulated rise time  $T_r$  and fall time  $T_f$  of  $V_{n1}$  and  $V_{Out}$  are close to 50ps, and the

propagation delay  $T_d$  of I2 is approximately 20ps. The level shifter operates properly as Fig.6 shows. Fig.7 shows the simulation results when  $C_b$  decreases to 60fF. It is obvious that when  $V_{n1}$  falls,  $V_{n2}$  only falls up to 1.89V, and  $V_{Out\_Shift}$  only rises to 1.79V, thus they do not have enclosed area as indicated in Fig. 4(b), therefore, the level shifter fails to operate properly in this situation.



Fig. 6. Simulated waveforms of the level shifter with (a)  $C_b$ =200fF, (b)  $C_b$ =60fF (From top to bottom:  $V_{n1}$ ,  $V_{n2}$ ,  $V_{Out}$ ,  $V_{Out}$ ,  $S_{hift}$ ).

The level shifter can be redesigned according to the proposed design procedures of section II in order to shift the input signal from 0-1.2V to 1.2-2.4V.

- First, with  $R_{on}$  in the k $\Omega$  range, then the NMOS width of *I*3 and *I*4 can be chosen approximately as the minimum value according to the CMOS process, and the PMOS width of *I*3 and *I*4 is chosen according to the NMOS width and the switching threshold (1.8V).
- Supposing the rise and fall times of the level shifter output are required to be less than 50ps, and the load capacitance of the level shifter  $C_L=2$ fF, after calculation, the minimum size is sufficient for *I*1 and *I*2 to meet the requirements.
- After determination of the size of the four inverters,  $C_b$  can be determined using Eq.(2) or Eq.(5) such that  $V_{n2}(t)$  and

 $V_{Out\_Shift}$  can reach the switching threshold voltage (1.8V). The calculated  $C_b$  is close to 12fF, and  $C_b$ =20fF is chosen, considering the design margin and the propagation delay of I2.

The designed parameters according to the proposed design procedures are summarized in Table III. The corresponding simulation results are shown in Fig. 7. The rise and fall time of  $V_{n1}$ ,  $V_{Out}$  and  $V_{Out, Shift}$  are 64ps, 37ps and 48ps respectively, which meets the design target. It should be noted that following the proposed designed procedures, the approximate minimum sizes of the inverters already meet the requirements, which can avoid overdesign, thus saving chip area and reducing cost.

 
 TABLE III. PARAMETERS OF THE LEVEL SHIFTER DESIGNED ACCORDING TO THE PROPOSED DESIGN PROCEDURES

Component	Type of MOS		W(µm)(L=0.06µm)		
<i>I</i> 1	Р	Ν	0.34	0.135	
<i>I</i> 2	Р	N	0.34	0.135	
I3	Р	N	0.34	0.135	
<i>I</i> 4	Р	N	0.34	0.135	
$C_b$	20fF				
$C_p$	≈2fF				



Fig. 7. Waveforms of the level shifter designed following the proposed design procedures. (From top to bottom:  $V_{n1}$ ,  $V_{n2}$ ,  $V_{Out}$ ,  $V_{Out}$ , Shift).

# IV. CONCLUSIONS

In this paper, the failure operation principle of the capacitive floating level shifter has been introduced and its simplified circuit model constructed. Based on it, the mathematical equations for analyzing the level shifter's characteristics and performances were derived. To verify this circuit model, simulations were performed with MATLAB. With the model and simulation results the design criteria for the capacitive floating level shifter has been proposed. Finally, transistor-level simulations using an ST 65-nm CMOS technology verified the deduced simplified circuit model and the proposed design criteria, following which, overdesign can be avoided to guarantee the proper operation of the floating

capacitive level shifter, thus saving chip area and decreasing cost.

#### ACKNOWLEDGMENT

This work is supported by the Macao Science and Technology Development Fund (FDCT) (SKL Fund) and the Research Committee of University of Macau (MYRG2015-00030-AMSV and SRG2014-00007-AMSV).

## REFERENCES

- D. O. Larsen, P. L. Muntal, I. H. H. Jorgensen, E. Bruun, "Highvoltage Pulse-triggered SR Latch Level-shifter Design Considerations," *Proceedings of the 32th IEEE Norchip Conference*, 2014.
- [2] Dong Pan, Boise, Li, H.W., Wilamowski, B.M., "A Low Voltage to High Voltage Level Shifter Circuit for MEMS Application," University/Government/Industry Microelectronics Symposium, 2003.
- [3] B. Choi, "Enhancement of current driving capability in data driver ICs for plasma display panels," *IEEE Trans. Consumer Electron.*, vol. 55, pp. 992–997, 2009.
- [4] S. Heinz, A. Lange, K. Erler, G. Ebest, W. Miesch, J. Dietrich, J. Knopke, and W. Pfau, "High-voltage amplifier design for MEMS based switching arrays in wavelength-division multiplexing networks," in *IEEE Int. Symp. Industrial Electronics (ISIE 2007)*, pp. 1418–1423, Jun. 2007.
- [5] Y. Moghe, T. Lehmann, and T. Piessens, "Nanosecond delay floating high voltage level shifters in a 0.35µm HV-CMOS technology," *IEEE J. Solid-State Circuits*, vol. 46, no. 2, pp. 485–497, 2011.
- [6] Y. Lu, J. Jiang, W.-H. Ki, C. P. Yue, S.-W. Sin, S.-P. U, and R. P. Martins, "A 123-phase DC-DC converter-ring with fast-DVS for microprocessors," *IEEE ISSCC Dig. Tech. Papers*, Feb. 2015.
- [7] S. Rajapandian, K. L. Shepard, P. Haucha, and T. Karnik, "High-voltage power delivery through charge recycling," *IEEE J. Solid-State Circuits*, vol. 41, no. 6, pp. 1400–1410, Jun. 2006.
- [8] B. Serneels, M. Steyaert, and W. Dehaene, "A high speed, low voltage to high voltage level shifter in standard 1.2 V 0.13um CMOS," in *Proc. IEEE Int. Conf. Electronics, Circuits, and Systems*, pp. 668–671, 2006.
- [9] T. Lehmann, "Design of fast low-power floating high-voltage level shifters." *Electronics Letters*, vol. 50, no. 3, p. 1, 2014.
- [10] D. Liu, S. J. Hollis, and B. H. Stark, "A new circuit topology for floating high voltage level shifters," *10th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)*, pp. 1–4, Jun. 2014.
- [11] M. Declercq, M. Schubert, F. Clement, "5V-to-75V CMOS output interface circuits", ISSCC Dig. Tech. Papers, Feb. 1993.
- [12] Y.-M. Li, C.-B. Wen, B. Y., L.-M. Wen, Q. Ye "A High Speed and Power-Efficient Level Shifter for High Voltage Buck Converter Drivers," 10th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp. 309-311, Nov. 2010.
- [13] T. Tanzawa, Y. Takano, K. Watanabe, and S. Atsumi, "High-voltage transistor scaling circuit techniques for high-density negative-gate channel-erasing NOR flash memory," *IEEE J. Solid-State Circuits*, vol. 37, pp. 1318–1325, Oct. 2002.
- [14] Tan, S.C., Sun. X.W., "Low power CMOS level shifters by bootstrapping technique," *Electronics Letters*, vol. 38, no. 16, pp. 876-878, 2002.
- [15] J. M. Rabaey, A. Chandrakasan, B. Nikolic, *Digital Integrated Circuits; A Design Perspective,* 2nd Edition, Englewood Cliffs, NJ: Prentice-Hall, 2003.