

23.1 A 2.5V 57MHz 15-Tap SC Bandpass Interpolating Filter with 320MHz Output Sampling Rate in 0.35μm CMOS

Seng-Pan U, R.P. Martins¹, J. E. Franca²

University of Macau, Macau, China, ¹University of Macau and on leave from Instituto Superior Técnico, Lisbon, Portugal, ²Instituto Superior Técnico, Lisbon, and Chipidea Microelectronics, S.A., Portugal



S-P. U


A 57MHz SC bandpass interpolating filter with 320MSample/s output is realized in 0.35μm CMOS for DDFS system. 15-tap FIR response is achieved with sampling rate increase and frequency upconversion by translating 22MHz 80MSample/s input to 56MHz 320MSample/s output. Dynamic range is 69dB (1%THD) and 61dB (1%IM3). The filter dissipates 120mW analog and 16mW digital at 2.5V supply.

See Digest page 380


Outline

- Overview
- System Topology
- Design Challenges
- Circuit Implementation
- Measurements
- Summary

Conventional vs. Multirate Approaches




State-of-the-Art HF CMOS SC Filters



Design Challenges

- High-Speed Output
- High Filter Order
- Capacitor/Path Matching
- Fixed Pattern Noise
- Phase Skew
- Digital Coupling Noise


Interpolating BPF for DDFS system




Multi-notch FIR Transfer Function

Optimum Zero-Placement

- Avoid High-Q IIR Function ($Q > 20$, no f_s control for f_s)
- Avoid High-Order Traditional FIR Design ($N > 30$ & 40 for Optimal & Window algorithm)
- Optimize Spread, Order and Sensitivity




Improved Multirate Polyphase Structure



Switches & I/O Circuitry


- NMOS switches only
 - $V_{CM}=0.95V$
 - $(W/L)_{max}=53/0.3$, $(W/L)_{min}=5/0.3$
- Testing-purpose I/O
 - I/P T/H stage @ 80MHz
 - O/P Level-shifter
 - O/P Wideband PAD & 50Ω driver

Autozeroing Filter Core




- Rotating-switching
- Mismatch-insensitive
- Offset-compensated

Low-Skew Phase Generator




- SFDR > 60dBc
 $\Rightarrow \sigma < 5ps$
- Design systematic mismatch Ctrl (Logic design for equal propagation-gate-delay)
- dI/dt supply-noise mismatch Ctrl (Individual-on-chip-VDD supply for 320MHz & 80MHz)

Output 4-path Commutator




- Full-output period for settling ($\approx 2.4ns$)
- Large Feedback factor (>0.5)
- Mismatch-insensitive
- Output-glitches-reduced
- Double-sampling SC CMFB

Die Micrograph



- Separate VDDs with Common GND & on-chip Decoupling
- Common-centroid, Dummy-periphery, Symmetric layout, Guard ring, Ample contacts, Multi-D shielding


OP AMP Structure



Single-stage Telescopic with wide-swing biasing

(OP AMP_{fast}: Gain=66.5dB, GBW=1GHz@2.5pF, $t_{settl}=1.6ns@1V$ step, SR=1.7V/ns, 12mW@2.5V)



Measurements – Testing Board



Continued on Page 518

Continued from page 307

Program Verify Circuit




WTS701 Device Summary


- Single Chip text-to-speech solution.
- Available languages: English and Mandarin
- PWM digital audio interface
- Speaker Driver
- SPI serial control interface
- Area: 8.7 x 9.2 mm
- 0.5 μ m triple poly double metal Flash CMOS
- MLS Memory 6M cells
- Digital Flash 300k Bytes
- RAM 2k
- Vcc 2.7– 3.3V.
- Isb < 10 μ A

For more information see <http://www.winbond-usa.com/>

Measurements – Gain Response I




Measurements – Gain Response II





- Passband Ripple $< 0.6\text{dB}$, $3\sigma = 0.02\text{dB}$
- Stopband Rejection $> 45\text{dB}$, $3\sigma = 0.45\text{dB}$ @ 22-24MHz band

Measurements – I/O Waveform



Measurements – O/P Spectrum




Continued from page 309

Measurements Summary II


Technology	0.35 μ m CMOS		
Filter order	15-tap FIR BPF		
Output Sampling Rate	400MHz	320MHz	160MHz
Input Sampling Rate	100MHz	80MHz	40MHz
Center Frequency (f_{center})	71.25MHz	57MHz	28.5MHz
OIP3	22.5dBm	23dBm	26.4dBm
CMRR ($f_{in}=f_{center}$)	53dB	54.5dB	56dB
Supply (Analog, digital)	2.5V, 3.3V	2.5V, 2.5V	2.5V, 2.5V
Analog Power	120mW	120mW	59mW
Analog Power / Tap	8mW	8mW	4mW
Digital Power	37mW	15.8mW	7.8mW
Active Core Area	2mm ² (T/H + BPF + CLK)		

Conclusions

- A 2.5V HF SC interpolating BPF in 0.35 μ m CMOS
 - High center frequency: 57MHz (71.25MHz)
 - High output sampling rate: 320MHz (400MHz)
 - High filter order: 15-tap FIR
 - High dynamic range: 69dB (1%THD), 61dB(1%IM3)
 - Low pattern noise: <-70dBc, (120 μ V_{rms})_{Total}
 - Low mismatch-modulated effect: <-72dBc (by phase skew and parallel-path mismatches)
- A novel scheme for DDFS systems
 - Sampling rate increase + Frequency-translated filtering
 - Suitable for other high-speed Analog Front-End



Experimental Results(1)




⇒ $I_{DD}=2.6\text{mA}$ @ $V_{DD}=5\text{V}$

⇒ THD=0.1% @ $P_o=1\text{W}$, $R_L=8\Omega$, $f=1\text{kHz}$, $V_{DD}=5\text{V}$

⇒ THD=0.3% @ $P_o=1\text{W}$, $R_L=8\Omega$, $f=20\text{kHz}$, $V_{DD}=5\text{V}$

Experimental Results(2)




⇒ Samples: 467

⇒ Average: 2.6mA (Spec.: 2.5mA)

⇒ Standard deviation: 0.34mA

⇒ Buffers offset & AQC effect on I_{DD} → ignorable

Experimental Results(3)



⇒ Power increases at 20kHz since AQC is turned on.

Summary

Supply voltage:	2.6 ~ 5.5V
I_{DD} :	2.6mA @ $V_{DD}=5.0\text{V}$
Offset:	5.1mV @ $R_L=8\Omega$
THD+N:	0.1% @ $P_o=1\text{W}$, $f=1\text{kHz}$ 0.3% @ $P_o=1\text{W}$, $f=20\text{kHz}$
PSRR+:	71dB @ 1kHz
Maximum Efficiency:	65.1%
Process:	0.8 μ m BiCMOS (1 poly, 2 metals)
Chip Size:	1810 x 1580 μm^2