# A Reconfigurable Cross-Connected Wireless-Power Transceiver for Bidirectional Device-to-Device Wireless Charging

Fangyu Mao, Student Member, IEEE, Yan Lu<sup>D</sup>, Senior Member, IEEE, and Rui P. Martins<sup>D</sup>, Fellow, IEEE

Abstract-This paper presents a reconfigurable crossconnected (CC) wireless power transceiver (TRX) operating at 6.78 MHz and implemented for bidirectional device-to-device (D2D) charging with high efficiency and small system volume. We propose, for the first time, a CC topology applied to a differential class-D power amplifier for significant switching loss reduction. Two delay-locked loops (DLLs) for each power NMOS transistor form the reconfigurable controller, realizing the adaptive deadtime control in the transmitter (TX) mode and the off-delay compensation in the receiver (RX) mode, leading to high power conversion efficiency and safe operation. To realize the inductive load for the TX mode in the whole coupling range at the resonant frequency, we use an on-chip tunable capacitor. Furthermore, we also study the power link efficiency in the D2D direct charging system and verify that the near-maximum power link efficiency can be inherently achieved in this scenario. The proposed wireless power TRX, fabricated in a 0.35- $\mu$ m CMOS process with 5-V devices, measured a peak D2D total efficiency of 77.2% when the output power is 0.7 W. The maximum charging power is 2.74 W with a total efficiency of 62.7% and the maximum transmission distance is 24 mm, both measured.

*Index Terms*—Adaptive deadtime control, delay-locked loop (DLL), off-delay compensation, reconfigurable cross-connected (CC) wireless power transceiver TRX, tunable capacitor, zero-voltage switching (ZVS) turn-on.

### I. INTRODUCTION

**I** N RECENT years, wireless power transfer (WPT) via inductive coupling has become a popular subject for various applications [1]–[3]. It not only provides a convenient power source to power-consuming devices but also contributes to simpler waterproof and dustproof designs by removing their power ports. Recently, the bidirectional WPT (BD-WPT) is

Manuscript received November 29, 2018; revised April 11, 2019, May 13, 2019 and May 29, 2019; accepted June 2, 2019. Date of publication July 3, 2019; date of current version August 23, 2019. This work was supported in part by the Macao Science and Technology Development Fund (FDCT) SKL Fund and in part by the Research Committee of the University of Macau under Grant MYRG2018-00102-AMSV. This paper was approved by Associate Editor Piero Malcovati. (*Corresponding author: Yan Lu.*)

F. Mao and Y. Lu are with the Institute of Microelectronics, University of Macau, Macao, China, and also with the State Key Laboratory of Analog and Mixed-Signal VLSI and FST-ECE, University of Macau, Macao, China (e-mail: yanlu@umac.mo).

R. P. Martins is with the Institute of Microelectronics, University of Macau, Macao, China, and also with the State Key Laboratory of Analog and Mixed-Signal VLSI and FST-ECE, University of Macau, Macao, China, on leave from the Instituto Superior Técnico, Universidade de Lisboa, 1049-001 Lisbon, Portugal.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2019.2921449

gaining more attention [4]–[6], because it enables dynamic and flexible power allocation among different objects.

The BD-WPT systems have been designed for the electric vehicles (EVs) to realize the vehicle-to-grid (V2G) power transfer such that they can supply the energy back to the grid, acting as an emergency power source [4], [5]. In high-power BD-WPT systems, discrete n-type power transistors are commonly used for both the high-side and low-side switches and they operate at low frequencies (tens of kHz) for lower power losses. However, the discrete power transistors are bulky and relatively expensive, which is not favorable for consumer electronics. In addition, level shifters are necessary for driving the high-side n-type power transistors, which increase circuit complexity and demand for special high-voltage process steps.

In [6], a BD-WPT TRX with direct charging operation was applied to realize the device-to-device (D2D) wireless charging for consumer electronics. The high-side power transistors are p-type, reducing the complexity of the driving circuits with no off-chip/large capacitors. All the power transistors, buffers, and control circuits are integrated on-chip. To shrink the system size, it works at a high frequency of 6.78 MHz. However, the switching loss increases proportionally with the switching frequency, thus sacrificing power efficiency. In addition, the timing control in [6] is not ideally optimized, and the power losses caused by the possible shoot-through current also increase with the switching frequency. Therefore, the total BD-WPT efficiency in [6] is relatively low, which also limits the maximum output power due to the thermal issue.

In this paper, to solve the tradeoff between the volume and the power efficiency of the BD-WPT system, we apply a cross-connected (CC) topology, for the first time, to the differential class-D PA [7]. In addition, to ensure the proper operation of the CC differential class-D PA, we propose a dedicated control scheme for the optimization of the switch timing. Based on the CC topology, we design a reconfigurable CC wireless power TRX for the D2D wireless charging. We also analyze the power link efficiency in this paper, where we find that the near-maximum link efficiency can be inherently achieved with two identical coils, without any active control schemes or extra components. With the highly efficient reconfigurable CC wireless power TRX and power link, this paper achieves a high D2D total efficiency.

The structure of this paper is organized as follows. Section II introduces the architecture of the proposed BD-WPT TRX and the operation principle of the CC differential class-D PA.

0018-9200 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.



Fig. 1. D2D direct charging system with the proposed CC reconfigurable wireless power transceiver.

Section III shows the circuit implementation of the proposed BD-WPT TRX. Section IV analyzes the wireless power link efficiency. Then, Section V presents the measurement results, and finally, Section VI draws the conclusions.

# II. PROPOSED RECONFIGURABLE CC WIRELESS POWER TRANSCEIVER

#### A. System Architecture

Fig. 1 shows the D2D direct charging system with two proposed reconfigurable CC wireless power TRXs. To charge the battery  $V_{BAT2}$  wirelessly, the left TRX is configured to the transmitter (TX) mode, which is a CC differential class-D PA, while the right TRX is configured to the receiver (RX) mode, which is a CC full-wave rectifier. The primary and secondary coils,  $L_1$  and  $L_2$ , are series resonant with  $C_1$  and  $C_2$ , respectively, for large space freedom. We used the reconfigurable controller in Fig. 1 to provide the optimal switch timing for M<sub>N1</sub> and M<sub>N2</sub> and the PMOS capacitors  $C_{A1}$  and  $C_{A2}$  to obtain an inductive equivalent load for the CC differential class-D PA. The 1-bit mode selection signal *Mode* controls the switch timing selection and the value of  $C_{A1}$  and  $C_{A2}$ . In this D2D direct charging system, the total efficiency,  $\eta_{Total}$ , can be given by

$$\eta_{T \text{ otal}} = \eta_{\text{PA}} \cdot \eta_{\text{Link}} \cdot \eta_{\text{RECT}} \tag{1}$$

where  $\eta_{PA}$ ,  $\eta_{Link}$ , and  $\eta_{RECT}$  are the efficiencies of the CC differential class-D PA, power link, and CC full-wave rectifier, respectively.

With the CC structure, the parasitic gate capacitors of  $M_{P1}$ and  $M_{P2}$  can be part of the *LC* tank, and thus, most of the gate-drive energy is cycling between each other, ideally with no loss. In other words, the gate of  $M_{P1}$  and  $M_{P2}$  can swing to "1" when the energy is transferred from the *LC* tank to the gate capacitors and can swing back to "0" when the energy goes back to the *LC* tank. This allows us to use larger power PMOS transistors for smaller conduction loss without inducing switching loss and thus significantly improving the power efficiency. Another advantage of the CC structure in the TX mode is that it no longer needs the buffers and multiplexers in [6] for the driving of power PMOS, saving silicon area and reducing circuit complexity.

We selected the switching frequency of 6.78 MHz, rather than kHz in the EV applications or in the Qi standard, for reducing the sizes of  $L_1$  and  $L_2$ , and their series-resonant capacitors,  $C_1$  and  $C_2$ . Therefore, the system volume can be much smaller. In addition,  $L_1$  and  $L_2$  can be realized with the printed spiral coils, which provide more flexibility in optimizing the geometry and aspect ratio [8], and are attractive for portable/wearable devices with various shapes and sizes.

To achieve safe charging and obtain a full capacity, constantcurrent and constant-voltage charging methods are widely used for Li-ion battery charging. However, in the targeted D2D wireless charging application, the charging current can hardly reach the battery maximum current rating. Therefore, the maximum charging current mode (MCCM) in [6] is adopted in this paper. For the pad-to-device charging application, other single-stage regulating rectifier techniques, such as in [9] and [10], can be employed for constant-current and constant-voltage modes, but the charging speed is significantly limited by the low  $V_{\text{RECT}}$  which demands high RX current.

## B. Operation Principle of the CC Differential Class-D PA

Fig. 2(a) shows the schematic of the CC differential class-D PA with the delay-locked loop (DLL)-based reconfigurable controller and its equivalent load impedance  $Z_{EQ}$ .  $C_{P1}$  on  $V_{TX1}$  includes the gate capacitor of  $M_{P2}$  and also the junction drain capacitors of  $M_{P1}$  and  $M_{N1}$ , a similar case for  $C_{P2}$ . As mentioned earlier, in the proposed CC structure,  $M_{P1}$  and  $M_{P2}$  are turned on/off by exchanging the energy with the *LC* tank to reduce the switching loss, which means that  $C_{P1}$  and  $C_{P2}$  should be charged or discharged by  $I_{TX}$ , rather than by the dc potentials (the battery and the ground). Otherwise, large power losses will occur.



Fig. 2. (a) Schematic of the CC differential class-D PA. Waveforms of the main signals with (b) proper deadtime, (c) slightly larger deadtime, (d) too large deadtime, and (e) smaller deadtime.

Fig. 2(b) shows the desired V-I waveforms. Before  $t_0$ ,  $M_{P1}$  and  $M_{N2}$  are on and  $M_{P2}$  and  $M_{N1}$  are off, and the direction of  $I_{TX}$  is from  $V_{TX1}$  to  $V_{TX2}$ . At  $t_0$ ,  $M_{N2}$  is turned off and  $I_{TX}$  is still larger than 0. With both  $M_{P2}$  and  $M_{N2}$  off,  $I_{TX}$  will charge  $C_{P2}$  to "1," and thus,  $M_{P1}$  will be turned off. With both  $M_{P1}$  and  $M_{N1}$  off,  $C_{P1}$  will be discharged to "0" by  $I_{TX}$ , and then,  $M_{P2}$  will be turned on at  $t_1$ . Here,  $t_1$  is the

optimal timing to turn on  $M_{N1}$  for two reasons. First,  $M_{P1}$  has been turned off before  $t_1$  and no shoot-through current will occur when  $M_{N1}$  is turned on. Second,  $M_{N1}$  is turned on with zero-voltage switching (ZVS) at  $t_1$ , and thus, there is no switching loss at the node of  $V_{TX1}$ . The process from  $t_2$  to  $t_3$  is similar, and  $t_3$  is the optimal timing to turn on  $M_{N2}$ . The time duration,  $t_{DT}$ , from  $t_0$  to  $t_1$  and from  $t_2$  to  $t_3$  in Fig. 2(b), is the proper deadtime between  $V_{NT1}$  and  $V_{NT2}$ . During  $t_{DT}$ , all the power transistors are efficiently turned on/off under ZVS conditions, and both  $M_{P1}$  and  $M_{P2}$  are driven by the inductor current  $I_{TX}$ . Thus, the only switching loss is for driving the power NMOS that usually has a smaller size than that of a power PMOS, and the switching loss is also considerably small. Then, the proposed CC differential class-D PA achieves high power efficiency at high frequency.

Fig. 2(c) shows the case that  $t_{\text{DT}}$  is slightly larger than the optimal deadtime. In this case,  $V_{\text{TX1}}$  and  $V_{\text{TX2}}$  will be discharged to  $-V_{\text{thn}}$  and the n-type power transistors will operate as diodes for a short time. However, the near-ZVS operation is obtained, and the conduction loss caused by the diode operation is small because during which  $I_{\text{TX}}$  is near zero. Then, the power efficiency will be only slightly degraded, which is sub-optimum but acceptable.

Fig. 2(d) shows the case where the deadtime is much larger than the optimum. At  $t_{R1}$ ,  $I_{TX}$  changes its direction, then  $V_{TX1}$  falsely goes back to "1," and  $V_{TX2}$  goes back to "0." Then, when  $M_{N1}$  turns on at  $t_1$ ,  $M_{P1}$  is on, and thus, a large shoot-through current and a large switching loss will occur.

Fig. 2(e) shows the occurrence when  $t_{DT}$  is too small. From  $t_0$  to  $t_1$ ,  $V_{TX2}$  is charged to "1" by  $I_{TX}$ . However, when  $M_{N1}$  turns on at  $t_1$ ,  $V_{TX1}$  is still high. Therefore,  $C_{P1}$  is discharged by  $M_{N1}$  and large switching loss happens. In addition, as the discharging current provided by  $M_{N1}$  is large, the sharp falling edge (FE) of  $V_{TX1}$  can be coupled to  $V_{TX2}$  by the gate-to-drain capacitors of both  $M_{P1}$  and  $M_{P2}$ . Therefore, a short time interval will appear after  $t_1$  when both  $M_{P1}$  and  $M_{N1}$  are on, introducing a shoot-through current. Then, this case should also be avoided.

As discussed earlier, the deadtime between  $V_{\rm NT1}$  and  $V_{\rm NT2}$  has a significant influence on the power efficiency. As the deadtime is taken to charge or discharge  $C_{\rm P1}$  and  $C_{\rm P2}$ , the proper deadtime is sensitive to the  $I_{\rm TX}$  amplitude, the value of  $V_{\rm BAT1}$ , and the capacitances of  $C_{\rm P1}$  and  $C_{\rm P2}$ . Thus, we design the reconfigurable controller to adaptively tune the deadtime.

Two DLLs compose the reconfigurable controller, which do the ZVS detection and control the switching timing accordingly. The tuning of  $t_{\text{DT}}$  can be realized by tuning the FE or rising edge of  $V_{\text{NT1}}$  and  $V_{\text{NT2}}$ . Considering that the off-delay compensation in the RX mode can only be realized by the FE tuning, to reuse the DLLs in the RX mode, we select here the FE tuning. From the waveforms in Fig. 2, we can deduct that the FE of  $V_{\text{NT2}}$  determines the ZVS turn-on of  $V_{\text{NT1}}$ . Therefore, the timing of  $V_{\text{NT2}}$  should be controlled by the left DLL and vice versa, as shown in Fig. 2(a).

Besides the proper deadtime, another necessary condition for the ZVS turn-on of  $M_{N1}$  and  $M_{N2}$  is to have an inductive load  $Z_{EQ}$ . With an inductive load, the output voltage will lead



Fig. 3. Half of the DLL-based reconfigurable controller.

to the output current. As shown in Fig. 2(b), the phase of  $I_{\text{TX}}$  lags behind that of the output voltage  $V_{\text{TX1}} - V_{\text{TX2}}$ . If they are in phase,  $I_{\text{TX}}$  will reverse its direction in the middle of the deadtime, no matter how much  $t_{\text{DT}}$  is. Then,  $V_{\text{TX1}}$  and  $V_{\text{TX2}}$  cannot swing to "1" or "0" at the end of the deadtime. The realization of inductive  $Z_{\text{EQ}}$  will be introduced next.

# **III. CIRCUIT IMPLEMENTATION**

## A. Reconfigurable Controller

We used the reconfigurable controller to determine the deadtime in the TX mode and to compensate the off-delay of  $M_{N1}$  and  $M_{N2}$  in the RX mode. With the CC topology, the deadtime control in the TX mode is different from the conventional controller, as  $M_{P1}$  and  $M_{P2}$  are now self-driven, and thus, we can only control the n-type power transistors.

The dynamic deadtime control with an open loop has been explored before [11]–[14]. The ZVS condition can be detected by a comparator [11] and body diode [12], [13], and the power transistors can be turned on only after the detection of ZVS. However, the accuracy of these ZVS operations is low because of the comparator and buffer delays, especially when the switching frequency is high. In addition,  $V_{TX1}$  and  $V_{TX2}$  may not be discharged to zero when  $I_{TX}$  is small, implying that the deadtime control circuits in [11]–[13] are not applicable here. A possible solution is to use a slope-sensing ZVS detector [14] to realize the near-optimum deadtime control even when  $I_{TX}$  is small, but the slope-sensing delay is of concern to operate at a high frequency such as 6.78 MHz.

To solve the above-mentioned problems, we built a DLL-based adaptive deadtime control scheme in the reconfigurable controller. Fig. 3 shows half of the controller for deciding the switch timing of  $M_{N1}$ , with the other half mirrored. We realized the ZVS detection with logic gates for short delay time by detecting the phase difference between the FE of  $V_{TX2}$  and the rising edge of  $V_{NT2}$ . Then, the charge pump (CP) will transform the phase difference into the control voltage of the voltage-controlled delay line (VCDL),  $V_{CTRL}$ . Thus, the FE of  $V_{NT1}$  can be aligned by the delay time of the VCDL,  $t_{VCDL}$ . When the feedback loop gets stable, the ZVS operation can be executed no matter what the delay time of the buffer is. In this control loop, we have a dominant pole compensation implemented with the CP integrator, which has a low-frequency dominant pole. On the other hand, the



Fig. 4. (a) Schematic of the phase detector  $PD_{TX}$  and (b) its timing diagram.

DLL processes the control voltage and immediately converts it into delay. Therefore, the DLL does not add any pole to the loop, as discussed in detail in [15]. The delay directly decides the voltage sampling point, which means that the delay is also immediately converted into voltage. Thus, as long as the loop unity-gain frequency is several times lower than the sampling frequency which is the wireless power transmission frequency, we can linearize and model the loop as a single-pole system.

During the start-up process,  $t_{VCDL}$  may be larger than half of the operation period, T/2. In the RX mode,  $M_{N1}$  and  $M_{N2}$ will turn on/off with large  $I_{RX}$ , resulting in large di/dt noise. In the TX mode, all the four power transistors will turn on simultaneously for a time duration of  $t_{VCDL} - T/2$ , resulting in a very large shoot-through current. To protect the power transistors and have a smooth start-up process, we added the logic gate AND<sub>1</sub> in Fig. 3 to limit the duty cycle of  $V_{NT1}$  and  $V_{NR1}$  to a value smaller than 0.5.

Fig. 4(a) shows the schematic of PD<sub>TX</sub>, and Fig. 4(b) shows the timing diagrams with too large  $t_{DT}$  and proper  $t_{DT}$ , where  $t_{T_VCDL}$  is the delay time of the VCDL in the TX mode. Due to the finite FE of  $V_{TX2}$  and  $V_{NT2}$ , there is a phase difference,  $t_{T_CP}$ , between  $V_{TX2}$  and  $V_{NT2}$  when the proper deadtime  $t_{DT}$  is achieved, as shown in Fig. 4(b). Therefore,  $V_{TX2}$  is compensated with a delay of  $t_{T_CP}$  first before the phase difference is detected. However, as explained in Section II, there will be two FEs during the deadtime if the deadtime is too large, FE<sub>1</sub> and FE<sub>2</sub>, as shown in Fig. 4(b). PD<sub>TX</sub> will be misled by FE<sub>2</sub> and generate a DN<sub>TX</sub> with the pulsewidth of  $t_{T_CP}$ , which will increase  $t_{DT}$ . To solve this problem,  $DN_{TX}$  is locked at "0" by the logic gate INV<sub>1</sub> and the RS flip-flop FF<sub>1</sub> when UP<sub>TX</sub> ="0," and it will be unlocked in the next half cycle when  $V_{NT1}$  is high.

As  $t_{T_{L}CP}$  raises from the FE of  $V_{TX2}$ , it is vulnerable to process, voltage, temperature, and also the magnitude of  $I_{TX}$ . Therefore, it is very hard to obtain the exact value of  $t_{T_{L}CP}$ . However, to achieve high efficiency, we do not need



Fig. 5. (a) Schematic of the phase detector  $PD_{RX}$  and (b) its timing diagram.



Fig. 6. (a) Proposed solution to provide an inductive  $Z_{EQ}$ . (b) Implementation of  $C_A$ .

a high compensation accuracy of  $t_{T_{-}CP}$ . For example, if  $t_{T_{-}CP}$  is slightly over-compensated, the cases shown in Fig. 2(c) will happen, and basically, the power efficiency will not be degraded. In this paper, to reduce the circuit design complexity, we implemented  $t_{T_{-}CP}$  with standard delay cells with a delay of 5 ns to 2.5 ns when the battery voltage varies from 2.5 to 4.2 V.

For the RX mode, only the phase detector,  $PD_{RX}$ , needs to be designed separately, while all the other circuit blocks are reused. Fig. 5 shows the schematic of  $PD_{RX}$  and its timing diagram. Here,  $V_{CMP1}$  experiences the comparator delay; therefore, in order to have  $V_{NR1,D}$  approximately matched with  $V_{CMP1}$ , an artificial delay  $t_R\_CP$  also implemented with an inverter chain has been added to  $V_{NR1}$ .  $t_R\_CP$  does not need to exactly match to  $t_{CMP}$ , because the conduction time of the rectifier operating with the series-resonant *LC* tank is relatively long. After that, we compare the phase difference between the FEs of  $V_{CMP1}$  and  $V_{NR1,D}$  and represent it through the pulsewidth of  $DN_{RX}$ . Although other sample-and-holdbased method, such as in [16], can provide high accuracy delay control in the parallel-resonant case, it is quite difficult to



Fig. 7. Schematic of the CP and loop filter.



Fig. 8. Schematic of the VCDL.

apply it in the series-resonant case, as the ac voltages change very fast with a series-resonant tank which is considered as a current source.

## B. Inductive Load for the CC Differential Class-D PA

An inductive equivalent load impedance is the essential condition for the ZVS operation of the CC differential class-D PA. Here, to realize the inductive load, we connect an on-chip variable capacitor  $C_A$  in parallel with  $R_{\text{RECT}}$ , as shown in Fig. 6(a). The voltage source  $V_{\text{AC-T}}$  is used to stand for the CC differential class-D PA.  $R_{\text{RECT}}$  is the input impedance of the rectifier and  $Z_{\text{EQ}}$  is the equivalent load of PA.  $C_A$  introduces a capacitive load to  $L_2C_2$  and the capacitive load is transformed to inductive  $Z_{\text{EQ}}$  in the whole range of k when operating at the resonant frequency. When ignoring  $r_1$  and  $r_2$ ,  $Z_{\text{EQ}}$  can be given by

$$Z_{\rm EQ} = \frac{k^2 \omega_{\rm RES}^2 L_1 L_2}{R_{\rm RECT}} \left( 1 + j \frac{R_{\rm RECT}}{|Z_{\rm CA}|} \right) \tag{2}$$

where  $\omega_{\text{RES}}$  is the resonant frequency of  $L_1C_1$  and  $L_2C_2$  and  $|Z_{\text{CA}}|$  is the magnitude of the impedance of  $C_A$ . Equation (2) shows that the imaginary part of  $Z_{\text{EQ}}$  is always larger than 0 only if k is larger than 0. Therefore, the proposed solution is effective in the whole k range. In [17], the inductive load is obtained by operating the PA at the frequency  $\omega_{\text{OP}}$  above the resonant frequency  $\omega_{\text{RES}}$ , without any additional hardware.



Fig. 9. Simulated waveforms when k = 0.2,  $V_{BAT1} = 2.5$  V, and  $V_{BAT1} = 4.2$  V.

However, it is only in effect when k is smaller than a critical value,  $k_c$ . In [18], the parallel *LC* tank is used to realize the inductive load. This solution is effective in the whole k range. However, it increases the number of off-chip components and system volume. In this paper,  $C_A$  is realized with two series-connected PMOS capacitors  $C_{A1}$  and  $C_{A2}$ , as shown in Fig. 6(b), with the body connected to the battery voltage that is the highest dc voltage in the circuit. Because  $C_{A1}$  and  $C_{A2}$  are placed in the layout space margins of the power transistors, they do not increase the chip area.

It should be noticed that  $C_A$  causes the resonant frequency shift at the secondary side of the power link and reduces the current that goes into the rectifier. In other words,  $C_A$  decreases the power factor of the RX side. Therefore,  $|Z_{CA}|$  should be several times larger than  $R_{RECT}$ . After extensive transistor-level simulations, we select  $C_A$  around 300 pF. In the TX mode,  $C_A$  is unwanted because it adds capacitive load to  $Z_{EQ}$ . Thus,  $C_A$  should be tunable. In this design,  $C_A$  is composed of two series-connected PMOS capacitors  $C_{A1}$  and  $C_{A2}$ , as shown in Fig. 6(b), with the body connected to the battery voltage that is the highest dc voltage in the circuit. When the mode selection signal, *Mode*, changes the gate voltage of  $C_{A1}$  and  $C_{A2}$ , the capacitance can be tuned. In the TX mode, *Mode* = "1" and the capacitance of  $C_A$  is about 6 pF.

#### C. Charge Pump and Loop Filter

Fig. 7 shows the schematic of the CP and the loop filter. Together with the PD, the CP forms a tri-state phase detection circuit. The schematic of the CP is similar to that in [19]. In this design, the battery voltage supplies the CP varying from 2.5 to 4.2 V, causing the bias current provided by  $R_1$  and  $M_5$  to vary from 2.0 to 4.2  $\mu$ A. Therefore, the CP was carefully designed to work properly within the supply voltage and the bias current range. The pump current varies from 7.2 to 12  $\mu$ A within the supply voltage range. The MIM capacitor  $C_F$  of the loop filter is 8 pF.

## D. Voltage-Controlled Delay Line

Fig. 8 shows the schematic of the VCDL. We utilized the analog VCDL for large and continuous delay time. A peaking current source (PCS), a current sink control circuit, and four stages of delay cells compose the VCDL that has  $V_{\rm IN}$  as its input. According to Fig. 3, the VCDL input is either CLK or the output of the comparators, with only the rising edge of the output voltage of the VCDL used. Therefore, we only control the delay time of the input  $V_{\rm IN}$  rising edge. When  $V_{\text{CTRL}}$  increases and turns on M<sub>5</sub>, the current through M<sub>7</sub>, M<sub>12</sub>, and M<sub>13</sub> decreases and the V<sub>IN</sub> rising edge delay time increases. Due to the slow FE of  $V_1$ , M<sub>9</sub> and M<sub>11</sub> turn on simultaneously for a long time. To reduce the power consumption, we added  $M_{13}$  to limit the current through  $M_9$ and M<sub>11</sub>. The VCDL is supplied by the battery voltage ranging from 2.5 to 4.2 V. To have the VCDL's delay time less sensitive to the battery voltage variation, we used the PCS to provide a bias current that is proportional to  $V_{DD}$  rather than a supplyinsensitive current.

## E. Simulation Results

Fig. 9 shows the simulated steady-state waveforms of the wireless power TRX at different values of  $V_{BAT2}$  with coupling coefficient k = 0.2 and  $V_{BAT1} = 4.2$  V. On the TX side, we obtained the proper deadtime between  $V_{NT1}$  and  $V_{NT2}$ . When  $V_{BAT2}$  is 2.5 V,  $V_{TX1}$  and  $V_{TX2}$  are higher than zero but much smaller than 4.2 V when  $M_{N1}$  and  $M_{N2}$  turn on. Therefore, only small switching loss is introduced, and the efficiency of the CC differential class-D PA remains as high as 96.5%. When  $V_{BAT2}$  is 4.2 V,  $M_{N1}$  and  $M_{N2}$  are turned on with ZVS, and the simulated PA efficiency is 96.6%.

On the RX side, when  $V_{BAT2}$  is 2.5 V,  $M_{N1}$  and  $M_{N2}$  turn off when  $I_{RX}$  is around 0 A, so the off-delay is fully compensated. The simulated efficiency of the rectifier is 91.4%, while the main loss comes from the conduction loss due to the low gate



Fig. 10. Simulated power loss breakdown when k = 0.2. (a)  $V_{BAT1} = V_{BAT2} = 4.2$  V. (b)  $V_{BAT1} = V_{BAT2} = 3.7$  V.



Fig. 11. Equivalent circuit of the D2D direct charging system.



Fig. 12. Simulated power link efficiencies compared with the theoretical maximum link efficiencies.



Fig. 13. Die micrograph of the reconfigurable CC wireless power TRX.

drive voltage of 2.5 V. When  $V_{BAT2}$  is 4.2 V, the simulated rectifier efficiency increases to 93.8%.

For the total efficiency, simulations under different process corners (including tt, ff, and ss), different temperatures (-40 °C and 150 °C), and different voltages have been carried out. When  $V_{BAT1} = V_{BAT2} = 4.2$  V, the worst total efficiency is 79.8%, with 95.1% PA efficiency, 90.1% link efficiency, and 93.2% rectifier efficiency. When  $V_{BAT1} = V_{BAT2} = 3.7$  V, the worst total efficiency is 79.2%, with 94.8% PA efficiency, 90.3% link efficiency, and 92.6% rectifier efficiency. The power loss breakdowns are shown in Fig. 10. It shows that the main loss is from the power link.



Fig. 14. D2D demonstration setup.



Fig. 15. Measured curve while charging a 4.7-mF capacitor.

#### IV. ANALYSIS ON THE POWER LINK EFFICIENCY

To achieve a high total efficiency, the power link efficiency should also be optimized. However, the peak power link efficiency  $\eta_{\text{MAX}}$  can only be obtained at the optimum load [20],  $R_{\text{OPT}}$ . When  $k^2 Q_1 Q_2$  is much larger than 1,  $R_{\text{OPT}}$  can be given by

$$R_{\rm OPT} \approx k \sqrt{Q_1/Q_2} \cdot \omega_{\rm RES} L_2 \tag{3}$$

where  $Q_1$  and  $Q_2$  are the unloaded quality factor of  $L_1$  and  $L_2$ , respectively. From (3), we know that  $R_{\text{OPT}}$  is proportional to k.

In the D2D direct charging scenario, the load of the rectifier is a battery, where the voltage maintains its value quite constant for a certain duration. The equivalent resistance of the battery varies with k because the charging current is related to k. The D2D direct charging system can be equivalent to the circuit shown in Fig. 11.  $R_{\text{RECT}}$  is the equivalent input resistance of the rectifier loaded with a battery, which can be expressed by

$$R_{\text{RECT}} = \frac{\frac{A}{n}\sqrt{Q_2/Q_1}}{1 - \frac{A}{n} \cdot \frac{1}{kQ_1}} \cdot R_{\text{OPT}}$$
(4)

with

$$n = \sqrt{L_2/L_1} \tag{5}$$

$$A = V_{AC_R} / V_{AC_T}.$$
 (6)



Fig. 16. Measured waveforms of the reconfigurable CC wireless power TRX when transmitting distance d = 10 mm. (a)  $V_{BAT1} = 4.2$  V and  $V_{BAT2} = 4.2$  V. (b)  $V_{BAT1} = 4.2$  V and  $V_{BAT2} = 2.8$  V. (c)  $V_{BAT1} = 3.7$  V and  $V_{BAT2} = 3.7$  V. (d)  $V_{BAT1} = 3.7$  V and  $V_{BAT2} = 2.8$  V.

To achieve the peak power link efficiency,  $R_{\text{RECT}}$  should be equal to  $R_{\text{OPT}}$ , which means

$$\frac{A}{n} = \frac{kQ_1}{1 + \sqrt{k^2 Q_1 Q_2}}.$$
(7)

Considering that  $k^2 Q_1 Q_2$  is much larger than 1, the denominator of (7) is several times larger than 1 and A/n is weakly related to k. For example, if  $k^2 Q_1 Q_2 > 10$ , A/n varies in a small range when k varies, leading to

$$\frac{\sqrt{10}}{1+\sqrt{10}} \cdot \sqrt{\frac{Q_1}{Q_2}} < \frac{A}{n} < \sqrt{\frac{Q_1}{Q_2}}.$$
 (8)

Therefore, when designing the coils, A and n should be codesigned to satisfy (8) and achieve the near-maximum link efficiency.

In our case, we designed two identical PCB coils with an inductance of 1.05  $\mu$ H and a *Q*-factor of 111. Generally, the voltage of a Li-ion battery varies from 2.5 to 4.2 V, and we always use a device with higher energy to charge the one with less energy. Therefore, *A* is within the range of 0.6–1, most of which overlap with (8). We simulated the power link efficiencies with the above-mentioned power link parameters and compared them with  $\eta_{MAX}$ , as shown in Fig 12. We can see that under a wide range of *k* from 0.05 to 0.3, the simulated power link efficiencies are very close to the theoretical  $\eta_{MAX}$ .

Compared with other papers achieving  $\eta_{\text{MAX}}$  with maximum-efficiency point tracking schemes [21], [22], the proposed D2D wireless charging system with identical coils can achieve near- $\eta_{\text{MAX}}$  without any active control circuits or extra components. Considering the phone-to-watch charging case, although the battery capacities are different, the voltage gain *A* is within the same range, and therefore, the assumptions made earlier are still valid. For the pad-to-phone case,  $L_1 > L_2$ , and thus, n < 1, then easily satisfying (8).

# V. MEASUREMENT RESULTS

Fig. 13 shows the die micrograph of the proposed reconfigurable CC wireless power TRX. Fabricated in a  $0.35-\mu m$  CMOS n-well process, it occupies  $3.92 \text{ mm}^2$ , including the pads. Fig. 14 shows a D2D demonstration system of the proposed wireless power TRX. We used two Li-ion batteries to charge each other wirelessly.

In the measurement, we worked with two wireless power TRXs, one configured in the TX mode and the other in the RX mode. Two identical PCB coils with 4-cm outer diameters form the wireless power link. The measured inductance is 1.05  $\mu$ H and the unloaded *Q*-factor is 111 when operating at 6.78 MHz. For the charging curve measurement, a 4.7-mF capacitor emulates the battery for saving measurement time and reducing storage data. For the efficiency measurements, an E-load in constant-voltage mode emulates



Fig. 17. Measured D2D total efficiencies and charging power with different transmitting distances when (a)  $V_{BAT1} = 4.2$  V and (b)  $V_{BAT1} = 3.7$  V. (c) Measured D2D total efficiencies and charging power with  $V_{BAT1} = 4.2$  V and different values of  $V_{BAT2}$ .

a battery. Fig. 15 shows the measured V-I charging curve with a 4.7-mF capacitor when the transmitting distance is 19 mm and  $V_{BAT1} = 4.2$  V. When the capacitor voltage charges from 2.5 to 4.2 V, the output charging current changes gradually from 600 to 480 mA.

Fig. 16 shows the measured waveforms of the reconfigurable CC wireless power TRX when the transmitting distance is 10 mm. When  $V_{BAT1} = V_{BAT2} = 4.2$  V or  $V_{BAT1} = V_{BAT2} = 3.7$  V,  $V_{TX1}$  and  $V_{TX2}$  drop to about -0.7 V for a short time duration before M<sub>N1</sub> and M<sub>N2</sub> are turned on, as shown in Fig. 16(a) and (c), which means that the deadtime between  $V_{NT1}$  and  $V_{NT2}$  is a little larger than the optimal value. When  $V_{BAT2} = 2.8$  V,  $V_{TX1}$  and  $V_{TX2}$  are slightly larger than 0 V when M<sub>N1</sub> and M<sub>N2</sub> are turned on, as shown

in Fig. 16(b) and (d), which means that the deadtime between  $V_{\rm NT1}$  and  $V_{\rm NT2}$  is a little smaller than the optimum value. Therefore, near-ZVS is achieved.

Fig. 17(a) and (b) shows the measured D2D total efficiency and charging output power with transmitting distance d varying from 6 to 24 mm when  $V_{BAT1}$  is 4.2 and 3.7 V, respectively. When d increases, the total efficiency rises first and then drops. Meanwhile, the output power  $P_{OUT}$  keeps increasing as d increases, which happens because a smaller k leads to a smaller  $Z_{EQ}$ . For a well-designed PA with small output impedance, a smaller  $Z_{EQ}$  value results in a larger output power. When d is short, the output power is small, and the switching losses of the power transistors dominate the power loss. On the other hand, when d is long,  $P_{OUT}$  is large,

TABLE I Comparison With Prior Works

	JSSC [23]	ISSCC [24]	ESSRIRC [21]	ISSCC [6]	This Work
Year	2013	2016	2016	2017	2018
WPT Direction	Unidirectional	Unidirectional	Unidirectional	<b>Bi-Directional</b>	<b>Bi-Directional</b>
Mode	Pad-to-Device	Pad-to-Device	D2D	Reconf. D2D	Refconf. D2D
Process	0.35µm BCD	0.18µm BCD	0.18µm CMOS	0.35µm CMOS	0.35µm CMOS
Freq. (MHz)	6.78	0.1-0.3, 6.78	6.78	6.78	6.78
V <sub>OUT,MAX</sub> (V)	5	3.5	4.2	4.2	4.2
POUT, MAX (W)	6	2.5	0.74	1.65	2.74
η <sub>τοταl,</sub> ΜΑΧ	55%	63%	52.30%	58.60%	77.20%
Distances (mm)	NA	NA	19	6	24
Area (mm <sup>2</sup> )	5.52	5.83	1.2	3.9	3.92
Off-Chip Components	5 Diodes 3 Capacitors	1 Inductors 3 Capacitors	2 Inductors 2 Capacitors	1 Capacitor	1 Capacitor



Fig. 18. Measured thermal map of the D2D wireless charging system when  $P_{\rm OUT} = 2.74$  W.

and the conduction losses of the power transistors become dominant. Then, the peak D2D total efficiencies exist with *d* values between 10 and 12 mm in different cases. Fig. 17(c) shows the measured D2D total efficiency and output power when  $V_{BAT2}$  varies from 2.5 to 4.2 V. We obtained a peak D2D total efficiency of 77.2% when the transmitting distance d = 11 mm and the output power is 0.7 W. The maximum output power is 2.74 W with a total efficiency of 62.7% when d = 24 mm and  $V_{BAT2} = 4.2$  V.

Fig. 18 shows the measured thermal map of the D2D wireless charging with the maximum output power of 2.74 W and a room temperature of 23.9 °C. According to Fig. 18, the highest temperature is 42 °C and it happens in the coil area. For the two chips, the temperature is only about 33.5 °C, proving the high efficiency of the CC differential class-D PA and CC full-wave rectifier. Table I compares the performances of prior works with the proposed reconfigurable bidirectional wireless power system that measured the highest total efficiency and the longest transmitting distance at 6.78 MHz. In addition, only one off-chip capacitor is necessary, leading to a very compact solution.

#### VI. CONCLUSION

This paper presented a reconfigurable bidirectional wireless power transceiver with a newly proposed fully CC topology for D2D wireless charging. In addition, a dedicated reconfigurable DLL-based controller has been designed to realize adaptive deadtime for ZVS in the TX mode and near-zeroreverse current in the RX mode. An on-chip tunable capacitor, inserted between the power transistors in the layout, ensured an inductive equivalent load on the TX side for the whole range of the coupling coefficient. We also verified that the wireless power link efficiency in our direct charging D2D system is very close to the theoretical maximum power link efficiency. Finally, by fully enjoying the switching-loss-free feature of the CC topology, we achieved a 77.2% peak total efficiency at 6.78 MHz.

#### REFERENCES

- H. G. Park *et al.*, "A design of a wireless power receiving unit with a high-efficiency 6.78-MHz active rectifier using shared DLLs for magnetic-resonant A4 WP applications," *IEEE Trans. Power Electron.*, vol. 31, no. 6, pp. 4484–4498, Jun. 2016.
- [2] Y. Lu and W.-H. Ki, "A 13.56 MHz CMOS active rectifier with switchedoffset and compensated biasing for biomedical wireless power transfer systems," *IEEE Trans. Biomed. Circuits Syst.*, vol. 8, no. 3, pp. 334–344, Jun. 2014.
- [3] Y.-J. Moon, Y.-S. Roh, C. Yoo, and D.-Z. Kim, "A 3.0-W wireless power receiver circuit with 75-% overall efficiency," in *Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC)*, Nov. 2012, pp. 97–100.
- [4] U. K. Madawala and D. J. Thrimawithana, "A bidirectional inductive power interface for electric vehicles in V2G systems," *IEEE Trans. Ind. Electron.*, vol. 58, no. 10, pp. 4789–4796, Oct. 2011.
- [5] M. J. Neath, A. K. Swain, U. K. Madawala, and D. J. Thrimawithana, "An optimal PID controller for a bidirectional inductive power transfer system using multiobjective genetic algorithm," *IEEE Trans. Power Electron.*, vol. 29, no. 3, pp. 1523–1531, Mar. 2014.
- [6] M. Huang, Y. Lu, U. Seng-Pan, and R. P. Martins, "22.4 A reconfigurable bidirectional wireless power transceiver with maximum-current charging mode and 58.6% battery-to-battery efficiency," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 376–377.
- [7] F. Mao, Y. Lu, U. Seng-Pan, and R. P. Martins, "A reconfigurable crossconnected wireless-power transceiver for bidirectional device-to-device charging with 78.1% total efficiency," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 140–142.
- [8] U.-M. Jow and M. Ghovanloo, "Design and optimization of printed spiral coils for efficient transcutaneous inductive power transmission," *IEEE Trans. Biomed. Circuits Syst.*, vol. 1, no. 3, pp. 193–202, Sep. 2007.
- [9] F. Mao, Y. Lu, J. Lin, C. Zhan, U. Seng-Pan, and R. P. Martins, "A single-stage current-mode active rectifier with accurate output-current regulation for IoT," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2018, pp. 1–4.
- [10] L. Cheng, W.-H. Ki, and C.-Y. Tsui, "A 6.78-MHz single-stage wireless power receiver using a 3-mode reconfigurable resonant regulating rectifier," *IEEE J. Solid-State Circuits*, vol. 52, no. 5, pp. 1412–1423, May 2017.
- [11] L. Cong, J. Xue, and H. Lee, "A 100V reconfigurable synchronous gate driver with comparator-based dynamic dead-time control for highvoltage high-frequency DC-DC converters," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2015, pp. 2007–2010.
- [12] J. Xue and H. Lee, "A 2 MHz 12–100 V 90% efficiency selfbalancing ZVS reconfigurable three-level DC-DC regulator with constant-frequency adaptive-on-time V<sup>2</sup> control and nanosecond-scale ZVS turn-on delay," *IEEE J. Solid-State Circuits*, vol. 51, no. 12, pp. 2854–2866, Dec. 2016.
- [13] Z. Liu and H. Lee, "A wide-input-range efficiency-enhanced synchronous integrated LED driver with adaptive resonant timing control," *IEEE J. Solid-State Circuits*, vol. 51, no. 8, pp. 1810–1825, Aug. 2016.
- [14] L. Cong and H. Lee, "A 1–2-MHz 150–400-V GaN-based isolated DC–DC bus converter with monolithic slope-sensing ZVS detection," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3434–3445, Dec. 2018.

- [15] B. Razavi, Design of Analog CMOS Integrated Circuits, 1st ed. New York, NY, USA: McGraw-Hill, 2001, pp. 532–578.
- [16] L. Cheng, W.-H. Ki, Y. Lu, and T.-S. Yim, "Adaptive on/off delaycompensated active rectifiers for wireless power transfer systems," *IEEE J. Solid-State Circuits*, vol. 51, no. 3, pp. 712–723, Mar. 2016.
- [17] S.-A. EI-Hamamsy, "Design of high-efficiency RF class-D power amplifier," *IEEE Trans. Power Electron.*, vol. 9, no. 3, pp. 297–308, May 1994.
- [18] M. A. De Rooij, "The ZVS voltage-mode class-D amplifier, an eGaN FET-enabled topology for highly resonant wireless energy transfer," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2015, pp. 1608–1613.
- [19] D.-J. Yang and K. K. O, "A 14-GHz 256/257 dual-modulus prescaler with secondary feedback and its application to a monolithic CMOS 10.4-GHz phase-locked loop," *IEEE Trans. Microw. Theory Techn.*, vol. 52, no. 2, pp. 461–468, Feb. 2004.
- [20] K. V. Schuylenbergh and R. Puers, "Exact link formulae," in *Inductive Powering: Basic Theory and Application to Biomedical Systems*, 1st ed. New York, NY, USA: Springer, 2009, pp. 79–101.
- [21] N. Desai and A. P. Chandrakasan, "A ZVS resonant receiver with maximum efficiency tracking for device-to-device wireless charging," in *Proc. 42nd Eur. Solid-State Circuits Conf. (ESSCIRC)*, Sep. 2016, pp. 313–316.
- [22] M. Kiani, B. Lee, P. Yeon, and M. Ghovanloo, "A Q-modulation technique for efficient inductive power transmission," *IEEE J. Solid-State Circuits*, vol. 50, no. 12, pp. 2839–2848, Dec. 2015.
- [23] J.-H. Choi, S.-K. Yeo, S. Park, J.-S. Lee, and G.-H. Cho, "Resonant regulating rectifiers (3R) operating for 6.78 MHz resonant wireless power transfer (RWPT)," *IEEE J. Solid-State Circuits*, vol. 48, no. 12, pp. 2989–3001, Dec. 2013.
- [24] J. T. Hwang et al., "21.8 An all-in-one (Qi, PMA and A4WP) 2.5 W fully integrated wireless battery charger IC for wearable applications," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Jan./Feb. 2016, pp. 378–380.



from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2012 and 2015, respectively. He is currently pursuing the Ph.D. degree with the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China.

Fangyu Mao received the B.S. and M.E. degrees

In 2015, he joined the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau. His research interests include wireless power transfer and power management.



Yan Lu (S'12–M'14–SM'17) received the Ph.D. degree in electronic and computer engineering from The Hong Kong University of Science and Technology (HKUST), Hong Kong, in 2013.

In 2014, he joined the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China, as an Assistant Professor. He has coauthored more than 60 peer-reviewed technical papers and one book *CMOS Integrated Circuit Design for Wireless Power Transfer* (Springer) and edited one book *Selected Topics in Power*, *RF*, and

*Mixed-Signal ICs* (River Publishers). His research interests include wireless power transfer circuits and systems, low-power analog circuits, and next-generation power management solutions.

Dr. Lu is currently serving as a TPC Member for the International Solid-State Circuits Conference (ISSCC) and the Custom Integrated Circuits Conference (CICC). He was a recipient/co-recipient of the IEEE Solid-State Circuits Society Pre-Doctoral Achievement Award (2013–2014), the IEEE CAS Society Outstanding Young Author Award in 2017, the ISSCC 2017 Takuo Sugano Award for Outstanding Far-East Paper, and the 2018 Macao Science and Technology Award (Second Prize, with the First Prize vacancy). He has served as a Guest Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS (TCAS) I in 2019 and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS PART II: EXPRESS BRIEFS from 2018 to 2019.



Rui P. Martins (M'88–SM'99–F'08) was born in 1957. He received the bachelor's (5-year), master's, and Ph.D. degrees and the Habilitation for Full Professor in electrical engineering and computers from the Department of Electrical and Computer Engineering (DECE), Instituto Superior Técnico (IST), TU of Lisbon, Lisbon, Portugal, in 1980, 1985, 1992, and 2001, respectively.

He has been with DECE/IST, TU of Lisbon (currently University of Lisbon), since 1980, where he has been on leave from IST since 1992. He was

the Dean of the Faculty of Science and Technology (FST), University of Macau (UM), Macao, China, from 1994 to 1997. He has been the Vice-Rector of UM since 1997. He is currently with the Department of Electrical and Computer Engineering, FST, UM, where he has been a Chair Professor since 2013. In 2008, after the reform of the UM Charter, he was nominated, after open international recruitment, and reappointed (in 2013), as the Vice-Rector (Research) until 2018. From 2001 to 2002, he was a Co-Founder of Chipidea Microelectronics (currently Synopsys), Macao, and he founded the Analog and Mixed-Signal VLSI Research Laboratory of UM in 2003, where he was elevated to the Founding Director of the State Key Laboratory of China (first in engineering in Macao) in 2011. Within the scope of his teaching and research activities, he has taught 21 bachelor's and master's courses and supervised (or co-supervised) 45 theses: 24 Ph.D. and 21 master's theses. He has coauthored seven books and 11 book chapters, 442 papers [in scientific journals (141) and in conference proceedings (301)], and other 64 academic works, in a total of 524 publications. He holds 30 patents [28 (USA) and 2 (Taiwan)].

Dr. Martins was elected, unanimously, as a Corresponding Member of the Portuguese Academy of Sciences, Lisbon, in 2010, being the only Portuguese Academician living in Asia. He was a member of the IEEE CASS Fellow Evaluation Committee in 2013, 2014, and 2019 and a CAS Society Representative of the Nominating Committee, for the election in 2014, of the Division I (CASS/EDS/SSCS). He is also a Nominations Committee Member of the IEEE CASS from 2016 to 2017. He was a recipient of two government decorations: the Medal of Professional Merit from Macao Government (Portuguese Administration) in 1999 and the Honorary Title of Value from the Macao SAR Government (Chinese Administration) in 2001. He received the Vice President (World) Regional Activities and Membership of the IEEE CASS (2012-2013). He received the IEEE Council on Electronic Design Automation (CEDA) Outstanding Service Award in 2016. He was the General Chair of the 2008 IEEE Asia-Pacific Conference on CAS (APCCAS) and the Vice President for Region 10 (Asia, Australia, and the Pacific) of the IEEE CASS from 2009 to 2011. He was the General Chair of the ACM/IEEE Asia South Pacific Design Automation Conference (ASP-DAC 2016). He was the Chair of the IEEE CASS Fellow Evaluation Committee (Class 2018). He was the Founding Chairman of the IEEE Macau Section from 2003 to 2005 and the IEEE Macau Joint-Chapter on Circuits and Systems (CAS)/Communications (COM) from 2005 to 2008 [2009 World Chapter of the Year of IEEE CAS Society (CASS)]. He was an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS (TCAS) II: EXPRESS BRIEFS from 2010 to 2013. He was a nominated Best Associate Editor of TCAS II for the term 2012-2013. He was also the Director of the IEEE.