BJT Process Spread Compensation Utilizing Base Recombination Current in Standard CMOS

Bo Wang, Man Kay Law, Member, IEEE, Amine Bermak, Fellow, IEEE, and Fang Tang, Member, IEEE

Abstract—This letter presents a compensation topology which minimizes the inter-/intra-die spread and proportionalto-absolute-temperature (PTAT) drift of the base–emitter voltage (V_{be}) of a bipolar junction transistor (BJT). Without using special devices, the base recombination current from a deepsaturated BJT is utilized in this scheme. Before compensation, the V_{be} standard deviation (STD) of 15 standalone BJTs measures 3.24 mV at 25 °C with constant external bias currents. After compensation, V_{be} STD of 30 dies from two batches reduces to 1.8 mV with on-chip bias current. The PTAT drift of V_{be} as that in typical BJT-based designs are also alleviated.

Index Terms—Bipolar junction transistor (BJT) process spread, spread compensation, trimless CMOS voltage reference.

I. INTRODUCTION

S THE non-ideality factor of a bipolar junction transistor (BJT) is closer to unity as compared to that of a diode [1, p. 14], it is preferred in precision bandgap voltage reference (BGR) designs. In typical applications, BGR with a temperature coefficient (TC) of \sim 30 ppm/°C (e.g., 6.5 mV error from -55 to 125 °C for a 1.2 V output) is sufficient. However, achieving such a performance is a non-trivial task due to the various error sources introduced during silicon fabrication.

BGR error sources such as the amplifier offset, device mismatch and BJT base-emitter voltage (V_{be}) curvature can be mitigated by using circuit techniques like chopping, dynamic element matching and signal linearization [1]. Unfortunately, with a pre-defined collector bias, BJT spreads would introduce a proportional-to-absolute-temperature (PTAT) drift in V_{be} (mainly due to the saturation current I_s spread) [1, p. 29], which ultimately limits the untrimmed BGR precision. [2] attempted to reduce such PTAT drift by utilizing the reverse current gain (β_r) of a BJT. Due to the limited correlation between β_r and I_s , the compensation is sub-optimal with a

Manuscript received July 14, 2015; revised September 2, 2015; accepted September 4, 2015. Date of publication September 10, 2015; date of current version October 21, 2015. This work was supported in part by the Hong Kong Innovation and Technology Fund under Grant ITS/195/14FP, and in part by the Research Committee of the University Macau under Grant MYRG2015-00140-AMSV. The review of this letter was arranged by Editor X. Zhou.

B. Wang is with the Department of Electronic and Computer Engineering, the Hong Kong University of Science and Technology, Hong Kong (e-mail: timepicker@gmail.com).

M. K. Law is with the State Key Laboratory of Analog and Mixed-Signal VLSI, Macau University, Macau 999078, China.

A. Bermak is with the College of Science and Engineering, Hamad Bin Khalifa University, Doha 34110, Qatar, and also with the Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong.

F. Tang is with the College of Communication Engineering, Chongqing University, Chongqing 400044, China.

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LED.2015.2477859

 $\begin{array}{c|c} & & & & \\ & & & \\ & & & \\ I_{c1} \downarrow & & \\ \downarrow \\ \hline \\ & & \\ (a) \end{array} \begin{array}{c} & & \\ Q_1 \\ & & \\ Q_1 \\ & & \\ (b) \end{array} \begin{array}{c} & & \\ & & \\ Q_2 \\ & & \\ & & \\ I_{c2} \downarrow \\ & & \\$

Fig. 1. Two simplified circuit topologies to compensate I_s spread with compensation currents $I_{p1,2}$. (a) Compensation at the colletor; (b) compensation at the emitter.

simulated V_{be} standard deviation (STD) of 2.6 mV at 25 °C. Instead, [3], [4] used pinched base resistors for compensation. However, pinched resistors are no longer supported by modern CMOS processes. This mandates the development of a customized resistor model which is time-consuming and not easy for design transfer.

This letter presents a compensation topology which minimizes the V_{be} spreads of BJTs under different process conditions. Unlike [3], [4], this scheme only exploits the electrical properties of a standard BJT. After compensation, the measured V_{be} STD reduces from 3.24 mV to 1.8 mV at 25 °C, and the PTAT drift in V_{be} is also shown to be well-suppressed, demonstrating the feasibility of the proposed scheme for designing trimless BGRs.

II. BIPOLAR SPREAD AND COMPENSATION

A. Process Spread of BJT

The base-emitter voltage of a BJT biased in its forwardactive region is [1]

$$V_{\rm be} = V_{\rm T} \cdot ln(\frac{I_{\rm c}}{I_{\rm s}}) \tag{1}$$

where $V_{\rm T}$ is the thermal voltage; $I_{\rm c}$ and $I_{\rm s}$ are the BJT collector bias current and saturation current, respectively. Since $I_{\rm s} \propto N_{\rm b}^{-1}$ and $N_{\rm b}$ cannot be precisely controlled during fabrication ($N_{\rm b}$ is the BJT base doping concentration) [1, p. 16], $I_{\rm s}$ can exhibit as large as $\pm 30\%$ inter-/intra-die variation, which introduces a spread of ± 10.5 mV in $V_{\rm be}$ at 125 °C. From (1), in order to maintain $V_{\rm be}$ of different dies to be the same at the reference temperature $T_{\rm r}$, $I_{\rm c}$ needs to track the process spread of $I_{\rm s}$.

Fig. 1 shows two basic I_s spread compensation topologies for an NPN BJT, where $I_{p1,2}$ are the compensation currents. To minimize V_{be} variation, $I_{p1,2}$ need to satisfy two conditions. Firstly, they must have strong correlation with I_s . Secondly, since the spread of I_s increases with temperature [1, p. 21], the spread of $I_{p1,2}$ needs to increase with temperature as well to achieve compensation over a wide temperature range.

B. Compensation Principle

In this work, a BJT operating in its deep-saturation region (with tens of mV collector-emitter voltage V_{ce}) is exploited

0741-3106 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.



Fig. 2. Minority carrier density profile of an NPN BJT biased in its forwardactive (dashed line) and deep saturation (solid line) regions [5, pp. 10–17]. x = 0 is the edge of the BE junction depletion layer. W_b is the width of the base neutral region. $n_{pB}(W_b)$ represents the n-type carrier in the p-type base region at $x = W_b$.



Fig. 3. The proposed on-chip BJT spread compensation topology utilizing a deep-saturated BJT $Q_{\rm d}$.

for $I_{\rm s}$ spread compensation. Fig. 2 shows the minority carrier density of such an NPN BJT [5, pp. 10–17], where the minority carrier (e-) density in the base region is high but the density gradient is small since $V_{\rm be}$ and $V_{\rm bc}$ are comparable. As a result, the electrons are trapped in the base region and strong electron-hole recombination occurs. The induced recombination current $I_{\rm r}$ can be expressed as the overall minority carrier charge $Q_{\rm n}$ and its life time $\tau_{\rm b}$ in the base region

$$I_{\rm r} = \frac{Q_{\rm n}}{\tau_{\rm b}} \approx \frac{Aq W_{\rm b} n_{\rm i}^2}{2N_{\rm b} \tau_{\rm b}} (e^{V_{\rm bc}/V_{\rm T}} + e^{V_{\rm bc}/V_{\rm T}}) \propto \frac{I_{\rm c}}{\tau_{\rm b}}$$
(2)

where A is the BJT emitter area, W_b is its base width, n_i is the intrinsic carrier concentration and I_c is the collector bias current of a BJT that generates the base bias voltage for this deep-saturated BJT. Based on the concentration-dependent Schockley-Read-Hall (SRH) model [6], for N_b higher than $10^{17}/\text{cm}^3$, $\tau_b \propto N_b^{-1}$. As a result, $I_r \propto I_s^{-1}$ (since $I_s \propto N_b^{-1}$), and this strong correlation between I_r and I_s is exploited to perform BJT process compensation. If I_c is designed to have a positive TC, I_r then satisfies the two requirements of the compensation current I_{p2} in Fig. 1 (b).

The proposed compensation topology is shown in Fig. 3, in which V_b is the target I_s spread insensitive voltage. $Q_{1,2}$ are matched vertical BJTs working in their forward-active regions, with an emitter area ratio of n:k and the same collector current. Q_d is the deep-saturated BJT with an emitter area of m units. Its collector current I_{cd} contains the aforementioned recombination current I_r for I_s spread compensation. To maintain Q_d in its deep-saturation region, n:k is sized to be 4:2 (the V_{ce} of Q_d is $V_{pt} = V_T \cdot ln(n/k)$, about 24 mV at 125 °C). In Fig. 3, by including I_s and I_{cd} spread, V_b is expressed as

$$V_{\rm b} \approx V_{\rm T} \cdot ln \frac{I_{\rm pt} - (I_{\rm cd}|_{\rm Ideal} + \Delta I_{\rm cd})}{(1+\alpha) \cdot I_{\rm s}|_{\rm Ideal}}$$
(3)

where α is the I_s spread coefficient and ΔI_{cd} represents the variation of I_{cd} . For optimal compensation, ΔI_{cd} equal to $-\alpha \cdot (I_{pt} - I_{cd}|_{Ideal})$. Worthy to mention that, without



Fig. 4. Simulated STD of V_b (Fig. 3) with and without using Q_d for compensation at different temperatures from 250 monte-carlo runs.

compensation, $|\partial V_b/\partial I_s| = V_T/I_s$; while after compensation

$$\left|\frac{\partial V_{\rm b}}{\partial I_{\rm s}}\right| \approx \frac{V_{\rm T}}{I_{\rm s}} \cdot \left|\frac{bI_{\rm r}}{I_{\rm c}|_{\rm Ideal} + bI_{\rm r}} - 1\right| < \frac{V_{\rm T}}{I_{\rm s}} \tag{4}$$

where b (a complex function of BJT bias condition and process [8]) is the fraction of Q'_{ds} base recombination current that flows to its collector. From (4), V_{b} is less sensitive to I_{s} after introducing the recombination current I_{r} .

The design is implemented in the GlobalFoundries 0.18 μ m CMOS process. A moderate PTAT bias with $I_{pt} = 100$ nA at 25 °C is adopted for low power consumption. For effective compensation, *m* is sized to be 6 units (5μ m× 5μ m unit area), with $I_{cd}|_{Ideal}$ and ΔI_{cd} equal to 43.6 nA and \mp 18.6 nA at the fast and slow BJT corners at 25 °C, respectively. Fig. 4 shows the STD of V_b with and without Q_d compensation from 250 monte-carlo simulation runs. It can be observed that V_b exhibits a PTAT drift without compensation. After compensation, the PTAT drift in V_b is suppressed and its maximum STD is reduced by 4.5× from 3.4 mV to 0.77 mV, with ideal compensation achieved at 70 °C.

III. VERIFICATION IN STANDARD CMOS

The complete BJT spread compensation circuitry is shown in Fig. 5 and Fig. 6 shows its die photo. $Q_{1,2,d}$ form the BJT core. M_{p1-4} and $M_{n1,2}$ are for circuit start-up. M_{p5-7} and a native transistor M_{nat} provide the BJT collector and base currents. M_{p8-10} and M_{n3-5} form a current comparator and error amplifier to generate a pseudo-supply V_s and to equalize $V_{1,2}$, which ensures $Q_{1,2}$ collector current to be the same [7]. R_p , $M_{p11,12}$ and $M_{n6,7}$ form a peaking current source to bias the error amplifier. In Fig. 5, $Q_{1,2,d}$, $M_{p6,7}$ are commoncentroid laid out to minimize their mismatches induced inter-/ intra-die V_{be} spread. Meanwhile, R_{pt} used to generate I_{pt} is a composite resistor formed by 6 different resistor types to reduce its overall resistance variation [9].

The V_{be} STD of 15 standalone BJTs measures 3.24 mV at 25 °C using external bias current. Fig. 7 shows the measured compensated V_b from two batches with on-chip biasing. The corresponding STD reduces to only 1.8 mV at 25 °C [Fig. 8 (a)], which is about twofold reduction compared with that without compensation [Fig. 8(b)]. By using an external R_{pt} of 180 k Ω to isolate the resistor spread, the V_b STD further reduces to 1.5 mV at 25 °C. The V_{be} spread of the proposed scheme is 1.4× and 1.7× smaller than prior arts that use reverse current gain [2] (simulated) or pinched base resistor [3] (simulated) for compensation, respectively. In contrast to [3] and [4] which still exhibit inter-/intra-die



Fig. 5. Schematic of the proposed BJT spread compensation circuitry.



Fig. 6. Microphotograph of the test chip in 0.18 μ m CMOS.



Fig. 7. Measured V_b as a function of temperature of 30 dies from two batches (zoom in at 70 °C).



Fig. 8. Measured (a) STD of V_b at different temperatures and (b) V_b deviation histogram with and without compensation (at 25 °C).

PTAT spreads, the measured V_b STD is 2 mV at -30 °C and 125 °C, but converges to 1.1 mV at 85 °C. This is consistent with SPICE simulation, demonstrating the feasibility of the proposed scheme for V_{be} PTAT spread suppression. However, I_{pt} can deviate from its nominal value due to various error sources including R_{pt} spread, $Q_{1,2}$, $M_{6,7}$ mismatches etc. The optimal compensation current I_{cd} in (3) then varies, which alters the optimal compensation temperature and increases the uncertainty of V_b . Moreover, in the BJT model, the silicon band gap energy E_g is constant without modeling its temperature dependency and doping induced band gap

shift [8, p. 15–258], which degrades the modeling precision as well and enlarges the discrepancy between SPICE and silicon measurements.

IV. CONCLUSION

A BJT process spread compensation method using the base recombination current of an deep-saturated BJT is presented. A detailed compensation current generation principle is outlined, with the dominant error sources of the BJT V_{be} spread explained. We also proposed circuit topology that can minimize the inter-/intra-die V_{be} variation. Measurement results from the prototype chip fabricated using the GlobalFoundries 0.18 μ m standard CMOS process show about twofold reduction in V_{be} spread after compensation. It can be concluded that the proposed scheme simplifies the circuit design compared to prior arts and is compatible to mainstream CMOS processes.

REFERENCES

- M. A. P. Pertijs and J. H. Huijsing, *Precision Temperature Sensors in CMOS Technology*. Dordrecht, The Netherlands: Springer-Verlag, 2006. DOI: 10.1007/1-4020-5258-8
- [2] R. Amador, A. Polanco, H. Hernández, E. González, and A. Nagy, "Reducing V_{BE} wafer spread of bipolar transistor via a compensation circuit," *Electron. Lett.*, vol. 28, no. 15, pp. 1378–1379, Jul. 1992. DOI: 10.1049/el:19920876
- [3] R. Amador, A. Polanco, H. Hernández, E. González, and A. Nagy, "Technological compensation circuit for accurate temperature sensor," *Sens. Actuators A, Phys.*, vol. 69, no. 2, pp. 172–177, Aug. 1998. DOI: 10.1016/S0924-4247(98)00081-8
- [4] R. P. Fisk and S. M. R. Hasan, "A calibration-free low-cost process-compensated temperature sensor in 130 nm CMOS," *IEEE Sensors J.*, vol. 11, no. 12, pp. 3316–3329, Dec. 2011. DOI: 10.1109/JSEN.2011.2158093
- [5] P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, *Analysis and Design of Analog Integrated Circuits*, 4th ed. Hoboken, NJ, USA: Wiley, 2001.
- [6] M. E. Law, E. Solley, M. Liang, and D. E. Burk, "Self-consistent model of minority-carrier lifetime, diffusion length, and mobility," *IEEE Electron Device Lett.*, vol. 12, no. 8, pp. 401–403, Aug. 1991. DOI: 10.1109/55.119145
- [7] K.-M. Tham and K. Nagaraj, "A low supply voltage high PSRR voltage reference in CMOS process," *IEEE J. Solid-State Circuits*, vol. 30, no. 5, pp. 586–590, May 1995. DOI: 10.1109/4.384173
- [8] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, 3rd ed. Hoboken, NJ, USA: Wiley, 2006. DOI: 10.1002/0470068329
- [9] X. Zhang, B. Ni, I. Mukhopadhyay, and A. B. Apsel, "Improving absolute accuracy of integrated resistors with device diversification," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 59, no. 6, pp. 346–350, Jun. 2012. DOI: 10.1109/TCSII.2012.2195057