# Nano-Ampere Low-Dropout Regulator Designs for IoT Devices

Yuanqing Huang, Yan Lu<sup>10</sup>, Senior Member, IEEE, Franco Maloberti, Life Fellow, IEEE, and Rui P. Martins<sup>10</sup>, Fellow, IEEE

I<sub>BIAS</sub>(μA)

Abstract-This paper presents two output-capacitor-free low-dropout regulators (LDOs) with nA quiescent current for Internet-of-Things (IoT) applications. The proposed LDO1 combines the dynamic current biasing and the adaptive current biasing techniques for drastically reducing the quiescent current to the nA level while achieving fast transient response. Based on LDO1, the proposed LDO2 adds an inverter-based dynamic loop to further improve the transient response. The prototypes are fabricated in a 65-nm low-leakage CMOS process, with active areas of 0.0042 and 0.0048 m<sup>2</sup>, respectively. Measurement results show that LDO1 and LDO2 consume 30 and 100 nA quiescent current, respectively, with 1 V input, 0.8 V output, and 100 nA load current. Stability analysis shows that both LDOs achieve good stability with load current ranging from 100 nA to 10 mA. With the load current steps from 100 nA to 10 mA in  $1-\mu$ s transition time, the measured voltage undershoots are 336.8 mV for LDO1 and 196 mV for LDO2. Therefore, we reach a figure-of-merit of 0.00159 ps.

Index Terms—LDO regulator, output-capacitor-free LDO regulator, ultra-low quiescent LDO, dynamic current boosting.

## I. INTRODUCTION

**L** OW dropout regulators (LDOs) are essential components in power management unit (PMU) designs for supporting widely distributed voltage domains [1], for noise-sensitive analog/RF circuits [2], and/or for the dynamic voltage scaling function in digital circuits [3]. An energy-efficient internetof-things (IoT) device usually operates in the standby mode (idle state) for the majority of time, and is active only for a very short time interval [4]. Consequently, its power supply should cater for this special requirement to prolong the battery life. In other words, the quiescent current (I<sub>O</sub>) of the voltage

Manuscript received January 31, 2018; revised May 21, 2018; accepted June 25, 2018. Date of publication August 16, 2018; date of current version October 2, 2018. This work was supported in part by the Macao Science and Technology Development Fund (FDCT) under Grant 093/2016/A and in part by the Research Committee of University of Macau under Grant MYRG2017-00037-AMSV. This paper was recommended by Associate Editor V. Koomson. (*Corresponding author: Yan Lu.*)

Y. Huang and Y. Lu are with the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China (e-mail: yanlu@umac.mo).

F. Maloberti is with the Electronic Department, University of Pavia, 27100 Pavia, Italy.

R. P. Martins is with the State Key Laboratory of Analog and Mixed-Signal VLSI and FST-ECE, University of Macau, Macao, China, on leave from the Instituto Superior Técnico, Universidade de Lisboa, 1649-004 Lisbon, Portugal.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TCSI.2018.2851226

Fig. 1. Concept of non-static biasing techniques: (a) adaptive biasing technique [10], (b) dynamic biasing technique [11], [12], and (c) the loading step.

regulators in the nA level is highly favorable. In addition, these LDOs need to support a fast transient response during the state transition period and provide good dynamic performance in the active mode [5]–[7]. However, the LDO with nA-level bias current only has a unity-gain bandwidth of tens of kHz, which can barely respond to the load and the input variations.

In prior works, several techniques were proposed to improve the transient response while keeping a low quiescent current. References [8] and [9] introduced advanced compensation techniques to control the damping factor of the closed-loop transfer function, for achieving a high GBW with a small I<sub>O</sub> and a small on-chip compensation capacitor. However, these LDOs usually have a limitation on the minimum load current (ILOAD) for the stability issue, which raises the standby current (the summation of I<sub>Q</sub> and I<sub>LOAD</sub>). Meanwhile, the adaptive biasing technique [10], as Fig. 1(a) illustrates, was proposed to adjust the LDO bias current according to the load condition for stability considerations. As a result, the regulator can offer good dynamic performance in heavy ILOAD while saves energy in the idle state. However, it can hardly help the transient response speed, because the quiescent current and consequently the loop bandwidth is still low at the beginning of the light-to-heavy load transient step.

As shown in Fig. 1(b), [11] and [12] introduced the dynamic biasing technique to alleviate the power-speed tradeoff further. Unlike that in Fig 1(a), dynamic biasing technique achieves fast-transient by only boosting the bias current during the transition period. In steady state, the bias current remains low.

1549-8328 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.





Fig. 2. Basic LDO structure based on the FVF topology.

Nevertheless, the dynamic biasing technique fails to provide good power supply rejection (PSR) in the active mode.

In this research, we propose two nA low dropout regulators that combine adaptive biasing and dynamic biasing techniques. Both of them can provide fast transient response and good power supply rejection (PSR) at full loading conditions.

The organization of this paper is as follows: Section II introduces the circuit implementation, including the architectural consideration, the proposed scheme, overall circuit diagram, as well as the stability and the PSR analysis. Section III shows the measured transient and PSR performances, and compares our work with the state-of-the-art. Finally, Section IV draws the conclusions.

## **II. CIRCUIT IMPLEMENTATIONS**

In this section, we will present two nA output-capacitor-free LDOs, denoted as LDO1 and LDO2, combining the adaptive biasing and the dynamic biasing techniques. Firstly, we will discuss the architectural considerations. Then, we will provide the stability analysis, the full schematic and the simulated transient performance.

## A. Architectural Considerations

Fig. 2 shows a simplified LDO structure [13] based on the flipped-voltage-follower (FVF) topology. In this scheme,  $M_{C1}$  and  $M_{C2}$  form a folded-cascode common-gate amplifier which acts as the error amplifier (EA). Since the FVF is a single-ended topology, for a similar dynamic response, the FVF-based LDO only costs about 50% current compared to a conventional differential EA [14]. As a result, FVF-based LDOs are preferably used in low-power applications like IoT. On the other hand, poor DC regulation of the FVF-based LDO should be improved for higher accuracy. Therefore, [2] acquired better DC accuracy by introducing a tri-input EA, while [15] added a non-inverting second stage to obtain 20-30 dB extra loop gain. Consequently, we chose the FVF topology as our starting point.

## B. Structure of the Proposed Transient Enhancement Circuit

Fig. 3 illustrates the basic structure and operation principle of the proposed LDO1 and LDO2. To be specific, the main



Fig. 3. Proposed structure of the (a) LDO1 and (b) LDO2 with hybrid basing scheme.

TABLE I Sizes of the Core Transistors

LDO1	M <sub>B5</sub>	M <sub>B6</sub>	M <sub>7</sub>	M <sub>8</sub>	MD	M <sub>ADB</sub>	M <sub>P</sub>	
Size (µm)	2/1	2/1	2×5/1	2×5/1	6×0.5/0.06	0.4/0.06	1000×0.4/0.06	
LDO2	M <sub>B6</sub>	M <sub>B7</sub>	M7	M <sub>8</sub>	MD	M <sub>ADB</sub>	MP	M <sub>16</sub>
Size (µm)	2/1	2/1	2×5/1	2×5/1	4×0.08/0.06	0.4/0.06	1000×0.4/0.06	10×0.08/0.06

design parameters are summarized in Table I. The main features of these two schemes are the adaptive biasing and the dynamic biasing. As Fig. 3 shows, with the same adaptive biasing loop in LDO1 and LDO2,  $I_{ADB}$  is linearly adjusted according to  $I_{LOAD}$  by a ratio of 1:1000 between the auxiliary transistor  $M_{ADB}$  and the output power transistor  $M_P$ , for the tradeoff between low quiescent current and good dynamic performance. To be specific, once the output stage delivers more power,  $I_{BIAS}$  will be boosted up simultaneously. Consequently, a larger  $I_{BIAS}$  broadens the unity-gain bandwidth (UGB) and enlarges the slew-rate at the gate of  $M_P$ . When  $I_{LOAD}$  is at the maximum value (10mA), this adaptive loop provides  $I_{ADB} = 12 \ \mu A$  in our designs.

On the other hand, the dynamic loops for LDO1 and LDO2 are different. As Fig. 3(a) illustrates, the gate of the transistor  $M_D$  for the dynamic loop is directly connected to  $V_{OUT}$  in LDO1. During the transient state,  $M_D$  converts the  $V_{OUT}$  droop into a dynamic bias current  $I_{DB}$ . When the load transient ends,  $I_D$  keeps a low value to save energy. In a more advanced version, Fig. 3(b) introduces a fast transient-enhancement loop for LDO2, including an inverter-based



Fig. 4. Inverter-based dynamic unit (IDU) with trip point calibration.



Fig. 5. Simulated currents of (a)  $M_{ADB}$  with adaptive biasing technique, (b)  $M_D$  with dynamic biasing technique, (c)  $M_{B7}$  with hybrid biasing scheme, and (d) the load step with 1  $\mu$ s edge time.

dynamic unit (IDU) and a transistor  $M_D$ . When the load transient occurs, the induced voltage droop will be firstly detected by the IDU and then transferred into a dynamic  $I_{DB}$  through  $M_D$  with little loop latency.

To accommodate the process variations and improve the design robustness, Fig. 4 shows the implementation of the IDU with a simple trip-point calibration scheme. The coupling capacitor  $C_C$  serves as a high-pass path, which couples the  $V_{OUT}$  droop to  $V_B$ . I<sub>UP</sub> is employed to provide a DC operating point for M<sub>12</sub> and M<sub>13</sub>. A 10-k $\Omega$  Rc is inserted to block the disturbance from  $C_C$  to M<sub>11</sub>. Generally, this dynamic loop functions for two purposes. Firstly, it detects the  $V_{OUT}$  droop in the transient state and then creates a dynamic bias current I<sub>DB</sub>. To improve the detection sensitivity, the trip point of the first inverter is set to be close to  $V_{OUT}$ . Furthermore, the second inverter acts as an amplifier to generate a sharp edge on V<sub>A</sub>. Secondly, in steady state, the IDU acts as a switch that entirely turns off M<sub>D</sub> to further reduce the static power dissipation.

Fig. 5(a) illustrates the relationship between  $I_{ADB}$  and  $I_{LOAD}$  for LDO2. When  $I_{LOAD}$  is 100nA,  $I_{ADB}$  is merely 1 nA, and then  $I_{ADB}$  is adjusted to 12  $\mu$ A when  $I_{LOAD}$  is 10 mA. Fig. 5(b) outlines a dynamic current pulse  $I_{DB}$  in the transient period. A dynamic current pulse  $I_{DB}$  of maximum 58  $\mu$ A is immediately generated within a narrow time interval. The steeper the loading step is, larger and longer the magnitude and duration of this dynamic current pulse will be. Finally, Fig. 5(c) exhibits the total  $I_{BIAS}$  with the hybrid biasing techniques. The adaptive and dynamic  $I_{BIAS}$  with different DC

and AC  $I_{LOAD}$  shows an event-driven-like characteristic, thus enabling an energy-efficient operation of this LDO.

## C. Circuit Implementation

Fig. 6(a) and 6(b) present the full schematic of the proposed LDO1 and LDO2, respectively. For both LDOs, the EA is constructed by  $M_6$  through  $M_{10}$ .  $C_1$  is implemented by dummy transistors to suppress the noise. Besides,  $C_m$  of 500 fF and  $C_2$  of 400 fF are obtained with N-type MOS capacitors to stabilize the structure and to filter the noise. In addition,  $M_1$  through  $M_5$  form an auxiliary differential EA, which serves as a control voltage generator.

For LDO1,  $M_D$  serves for the dynamic loop. Specifically, when  $V_{OUT}$  suddenly drops due to an urgent  $I_{LOAD}$  request, the gate-source voltage of  $M_D$  increases simultaneously and thus leads to more bias current. To ensure a low static current dissipated by this dynamic loop,  $M_D$  is implemented with a high-threshold-voltage transistor. In heavy load condition,  $I_{ADB}$  will dominate the bias current, and therefore ensures the LDO1 with good dynamic performance in the active state. The total quiescent current of LDO1 is only 60 nA (simulated) in idle state.

For LDO2, the transient performance has been further improved with the inverter-based dynamic loop when compared with LDO1. Here, we use a  $C_C = 3 \text{ pF}$  to sense the high frequency voltage spikes in the transient period. The V<sub>OUT</sub> variations will be amplified by the two inverters, producing a narrow voltage pulse at the gates of both M<sub>D</sub> and M<sub>16</sub>. Then, the large voltage pulse activates M<sub>D</sub> and M<sub>16</sub> to provide a large I<sub>DB</sub> pulse and specific output transient current. Consequently, the generated dynamic bias current in LDO2 is much larger than that in LDO1 (1.5  $\mu$ A in LDO1 and 58  $\mu$ A in LDO2) with the load current transiting from 100 nA to 10mA within 1  $\mu$ s. As aforementioned, the inverter-based transient enhancement unit will fully turn off M<sub>D</sub> in the idle state to further reduce I<sub>O</sub>.

Moreover, M<sub>16</sub> acts as an ultra-fast compensation loop, because the resultant dynamic current of M16 directly compensates the ILOAD to improve the VOUT droops. The IDU and M<sub>D</sub> form a high-gain fast loop with reduce the dynamic stability for fast transient droop reduction, while the IDU with  $M_{16}$  form a low-gain fast loop that reduces the  $V_{OUT}$  peaking during load transient period. So, the transient performance with dynamic biasing is a joint effort of  $M_D$  and  $M_{16}$ . Fig. 7 shows the transient responses with different size ratios of  $(W/L)_D:(W/L)_{16} = 4:0, 4:10, 2:10, and 4:20, respectively.$ Apparently, a larger M<sub>16</sub> helps to avoid the serious voltage peaking which is caused by the reduced stability of using large dynamic biasing current. As a result, we can observe a transient V<sub>OUT</sub> groove. To make a compromise between the contribution from  $M_{16}$  and  $M_D$ , we adopt  $(W/L)_D:(W/L)_{16} =$ 4:10 in this design.

Fig. 8 shows the simulated load transient responses of the proposed LDO1 and LDO2, while comparing them with a baseline design without the dynamic loop. With the same 1 V supply voltage and 10 pF load capacitor, Fig. 8(a), (b), and (c) give the corresponding transient response with these three schemes for the  $I_{LOAD}$  steps from 100 nA and 10 mA within



Fig. 6. Full schematic of the proposed (a) LDO1; (b) LDO2 core; and (c) inverter-based transient enhancement unit in LDO2 with trip point calibration.

500 ns, 100 ns, and 20 ns, respectively. In the 500-ns edge time case, the undershoots for LDO1, LDO2, and the baseline design are 360 mV, 191 mV, and 600 mV, respectively. The maximum undershoot improvement from LDO2 is 409 mV. With an edge time of 100 ns, the undershoots for LDO1, LDO2 and the baseline design are 520 mV, 290 mV and 720 mV, respectively. When the edge time is 20 ns, although all the LDOs cannot respond fast enough to the load transient, LDO2 reduces the settling time by more than four times compared to the baseline design.

# D. Stability Analysis

We use Miller compensation in the proposed structures with the targeted load capacitance range of below 10 pF, and the minimum  $I_{LOAD}$  can be lowered down to several tens of nA. We set the dominant pole at the gate of M<sub>P</sub>. As the adaptive and dynamic biasing circuits only affect the



Fig. 7. Simulated load transient response with different (W/L)<sub>D</sub>: (W/L)<sub>16</sub> for a 100 nA - 10 mA rising load step with 1  $\mu$ s edge time.

DC operating points of the LDO, we may ignore them in the small-signal model. Fig. 9 gives the small-signal model for both LDO1 and LDO2, where  $R_{O1}$  and  $C_{P1}$  are the equivalent

$$A_{v} = \frac{v_{out}(s)}{v_{in}(s)} = \frac{A_{dc}(1 - sC_{m}/g_{mp})}{1 + s[(C_{OUT} + C_{m})R_{OUT} + (C_{P1} + C_{m})R_{O1} + C_{m}g_{mp}R_{O1}R_{OUT}] + s^{2}R_{O1}R_{OUT}(C_{P1}C_{OUT} + C_{P1}C_{m} + C_{OUT}C_{m})},$$
(1)



Fig. 8. Simulated load transient responses of LDO1, LDO2, and a baseline design, when the load transient edge time is (a) 500 ns, (b) 100 ns, and (c) 20 ns, respectively.



Fig. 9. Small-signal modelling of the proposed LDO.

output resistance and lumped parasitic capacitance of the first stage, respectively.  $R_{OUT}$  is the equivalent resistance on the LDO output node including the load resistance in parallel, and  $C_{OUT}$  includes the parasitic capacitances from the LDO and the loading circuits. With the assumption of  $g_{mp} R_{OUT} \gg 1$ ,  $g_{m1} R_{O1} \gg 1$ ,  $C_{OUT} \gg C_m > C_{P1}$ , and other negligible inter-stage coupling capacitances, the transfer function of the proposed LDOs is given as (1), as shown at the bottom of the previous page, and the poles and the zero become

$$P_0 \approx -\frac{1}{C_m R_{O1} g_{mp} R_{OUT}},\tag{2}$$

$$P_1 \approx -\frac{g_{mp}}{C_{OUT}(1+\frac{C_{P1}}{C_m})},\tag{3}$$

$$Z = \frac{g_{mp}}{C_m},\tag{4}$$

where  $A_{dc} = g_{m1}R_{O1}g_{mp}R_{OUT}$  is the low-frequency open-loop gain, P<sub>0</sub>, P<sub>1</sub>, and Z represent the dominant pole, the nondominant pole and a right-half-plane zero. To ensure the closed-loop stability, we use a Miller capacitor  $C_m = 500$  fF to push  $P_0$  to low frequency at the minimum I<sub>LOAD</sub>. Meanwhile, we design  $P_1$  to be at least 2× higher than  $P_0$  to improve the phase margin (PM). Also, we locate  $P_1$  at a lower frequency than Z with  $C_{OUT} = 10$  pF, to obtain a good gain margin.

Fig. 10 shows the simulated Bode plots of the proposed LDO2 at different I<sub>LOAD</sub> with 10 pF output capacitance. The highest DC loop gain reaches 73 dB while the worst case of 31 dB occurs at I<sub>LOAD</sub> = 100 nA with PM = 45°. In addition, once I<sub>LOAD</sub> is larger than 10  $\mu$ A, simulation results show at least 78° phase margin, which verifies the good stability of these compensated structures.

## E. Power Supply Rejection

Since both LDOs have the same EA topology and the adaptive biasing loop, their PSR performances are very similar. We may use the simplified small-signal model shown in Fig. 11 for the PSR analysis. Where A(s) is the open-loop gain of the EA. Then, the PSR transfer function can be expressed as (5), as shown at the bottom of this page.

At low frequency, this equation can be simplified as:

$$PSR_{f-low} \approx \frac{1}{A(s)(1 + \frac{C_{gsp}}{C_m})}.$$
 (6)

With a relatively large loop gain, a good  $PSR_{f-low}$  can be achieved. Besides, the parasitic  $C_{gsp}$  of  $M_P$  tends to couple Vdd to the gate of  $M_P$ , which also helps to improve  $PSR_{f-low}$ . However, the PSR starts to become worse when the frequency approaches the dominant pole (P<sub>0</sub>) of the loop, as the loop gain drops [22], [23]. When the frequency approaches the unitygain frequency (UGF), the PSR is mainly determined by the passive components. The UGF of this topology is given as:

$$UGF = \frac{g_{m1}}{C_m}.$$
(7)

Obviously, a larger biasing current  $I_{ADB}$  helps to increase  $g_{m1}$  and thus extends the good PSR range to a higher frequency. A larger  $C_m$  will make  $M_P$  acting more like a diode-connected transistor, passing the supply noise to the output. Therefore, a small  $C_m$  is preferable when the stability requirement is satisfied. At high frequency,  $C_{OUT}$  tends to be a "short circuit" to bypass the noise on the output node and improves the high frequency PSR.

## **III. MEASUREMENT RESULTS**

The proposed two output-capacitor-free nA LDOs have been fabricated in a 65-nm low-leakage CMOS process. Fig. 12(a) shows the chip micrographs. The active silicon areas for LDO1 and LDO2 are 0.0042 mm<sup>2</sup> (98  $\mu$ m × 43  $\mu$ m) and 0.0048 mm<sup>2</sup> (120  $\mu$ m × 40  $\mu$ m), respectively, excluding the pads. Both LDOs deliver a 10-mA maximum I<sub>LOAD</sub> with a nominal V<sub>OUT</sub> of 0.8 V under a supply of 1 V. Fig. 12(b)

PSP _ Vout _	$sC_{gsp}C_mR_{OUT}r_{dsp} + C_mg_{mp}R_{OUT}r_{dsp} + (C_{gsp} + C_m)R_{OUT}$

 $\frac{1}{V_{dd}} = \frac{1}{A(s)R_{OUT}r_{dsp}(C_{gsp} + C_m)(g_{mp} - sC_m) + sR_{OUT}r_{dsp}(C_{gsp} + C_m)(C_{OUT} + C_m + C_{gsp} \parallel C_m) + (r_{dsp} + R_{OUT})(C_{gsp} + C_m) - C_{gsp}g_{mp}R_{OUT}r_{dsp}(C_{gsp} + C_m)(C_{gsp} + C_m)$ 



Fig. 10. Simulated Bode plots of the proposed LDO2 with different  $I_{LOAD}$  and  $C_{OUT} = 10$  pF.



Fig. 11. A simplified small-signal model for the PSR analysis.

presents the measurement setup for both LDOs. For simplicity,  $R_1$  is realized off-chip to generate a 10 nA bias current. Meanwhile,  $C_{OUT}$ ,  $M_S$ , and  $R_S$  are also implemented on the PCB for load transient measurements.

Fig. 13–16 show the measured load transient waveforms of  $V_{OUT}$  for both LDO1 and LDO2, with the load transient step changes from 100 nA to 10 mA with different edge times. Both LDOs, with and without the proposed dynamic biasing techniques, have been measured.

Fig. 13 shows the transient voltage undershoots and overshoots of the proposed LDO1, when  $I_{LOAD}$  changes from 100 nA to 10 mA within 1  $\mu$ s. The left column shows the transient waveforms of the proposed LDO1, whereas the right column shows it without the dynamic biasing loop. With the measured quiescent current of 30 nA in the idle state, the measured undershoot and overshoot without the dynamic biasing loop are 548.2 mV and 163.6 mV, respectively. When the dynamic loop is activated, the undershoot and overshoot decrease to 336.8 mV and 163.2 mV, respectively, with more than 200 mV improvement on the undershoot. For the



Fig. 12. (a) The micrographs and (b) the measurement setup of the proposed LDO1 and LDO2.

heavy-to-light load transition, the overshoot voltage is naturally discharged by the tiny light-load current, which means the over-charged energy on  $C_{OUT}$  is used by the load and is not wasted.

Fig. 14 shows the measured transient performance of LDO2. With the same measurement setup and load transient current as in the LDO1, the measured undershoots with and without the inverter-based dynamic loop are 196 mV and 538 mV, respectively.

Fig. 15 shows the measured voltage undershoots of LDO1 and LDO2 with  $I_{LOAD}$  changing from 100 nA to 10 mA within 200 ns. In this case, the undershoot has been minimized from 715.1 mV to 487.5 mV for LDO1, and from 710.9 mV to



Fig. 13. Measured load transient voltage (a) undershoot and (b) overshoot of LDO1 with  $V_{IN} = 1$  V,  $V_{OUT} = 0.8$  V,  $C_{OUT} = 10$  pF, and 1- $\mu$ s edge times, with (left) and without (right) the proposed dynamic biasing technique.



Fig. 14. Measured load transient voltage (a) undershoot and (b) overshoot of LDO2 with  $V_{IN} = 1$  V,  $V_{OUT} = 0.8$  V,  $C_{OUT} = 10$  pF, and 1- $\mu$ s edge times, with (left) and without (right) the proposed dynamic biasing technique.

231.4 mV for LDO2, respectively. Meanwhile,  $V_{OUT}$  of both versions settles within 200 ns.

Fig. 16 shows the load-transient of LDO2 with an edge time of 50 ns and 20 ns, respectively. In these scenarios, we can still observe the undershoot improvements of 320 mV for the 50-ns edge time case and 150 mV for the 20-ns edge time case.

Monte Carlo simulations including the process variation and device mismatch have been conducted to validate the statistical performance of the proposed techniques. As Fig. 17(a) illustrates, LDO1 achieves an average quiescent current of 72.1 nA with a standard deviation of 13.6 nA for 200 samples. Similarly, Fig. 17(b) presents an average quiescent current of 153.5 nA with a standard deviation of 56.9 nA for LDO2. Meanwhile, Fig. 17(c) and Fig. 17(d) give the transient performance of LDO1 and LDO2 with 200 samples.



Fig. 15. Measured voltage undershoots for (a) LDO1 and (b) LDO2, with  $V_{IN} = 1 \text{ V}$ ,  $V_{OUT} = 0.8 \text{ V}$ ,  $C_{OUT} = 10 \text{ pF}$ , and 200-ns edge time, with (left) and without (right) the dynamic biasing techniques.



Fig. 16. Measured voltage undershoots of LDO2 with (left) and without (right) the inverter-based dynamic biasing scheme, with  $V_{IN} = 1$  V,  $V_{OUT} = 0.8$  V,  $C_{OUT} = 10$  pF, and (a) 50-ns and (b) 20-ns edge times, respectively.

Fig. 18 exhibits the measured transient waveforms of LDO2 with input ripples at the frequencies of 200 kHz and 1 MHz for the PSR calculation at full load. Fig. 19 shows the summary of the measured PSR of LDO2 up to 40 MHz. The proposed LDO2 achieves a PSR of -28 dB at 300 kHz and a PSR of -24 dB at 1 MHz. The worst case PSR of 1.6 dB occurs at 30 MHz.

Fig. 20 depicts the measured I<sub>Q</sub> versus I<sub>LOAD</sub> and the DC load regulation of the proposed LDO1 and LDO2 with five samples. As Fig. 20(a) shows, the quiescent current of LDO1 increases in an almost linear way due to the adaptive biasing loop. It also reveals that LDO1 can regulate V<sub>OUT</sub> when I<sub>LOAD</sub> down to 0 nA. And, the worst I<sub>Q</sub> is measured to be 30 nA when I<sub>LOAD</sub> is 100 nA, while the maximum I<sub>Q</sub> is 97  $\mu$ A with I<sub>LOAD</sub> = 10.3 mA. Among the five samples,

-				-								r	
Publication	[2] 2015	[11] 2010	[12] 2007	[13] 2005	[15] 2010	[16] 2013	[17] 2013	[18] 2016	[19] 2017	[20] 2017	[21] 2017	Proposed I DO1	Proposed LDO2
	TCAS-I	JSSC	TCAS-II	JSSC	JSSC	TCAS-I	TCAS-II	ASSCC	ISSCC	ISSCC	TPEL	Troposed EDOT	
Туре	Analog	Analog	Analog	Analog	Analog	Analog	Analog	Hybrid	Hybrid	Analog	Analog	Analog	Analog
Technology	65nm	0.35µm	0.35µm	90nm	90nm	65nm	0.35µm	0.35µm	65nm	65nm	0.13µm	65nm	65nm
Active area(mm2)	0.0234	0.155	0.09	0.098	0.019	0.017	0.04	0.25	0.03	0.016	0.008	0.0042	0.0048
V <sub>DO</sub> (mV)	150	200	100	300	250	200	200	200	50	50-150	200-600	200	200
V <sub>out</sub> (V)	1	1.2	0.9	0.9	0.5	1	1	1.2-4.8	0.45-0.95	0.05-0.15	0.8	0.8	0.8
l <sub>q</sub> (μA)	50	43	1.2	6000	8	0.9-82.4	1.2-1.4	0.09	3.2	0.41	112	0.03	0.1
MAX I <sub>LOAD</sub> (mA)	10	100	50	100	100	100	100	20	12	0.05	25	10	10
C <sub>LDO</sub> (pF)	N/A	6	0	N/A	7	4.5	0	N/A	100	0.2	0.73	0.9	3.9
C <sub>οιπ</sub> (pF)	140	0-1000	100	600	0-50	100	100	1000	10	40	0-25	10	10
PSR(dB)	-15.5	-15.5 N/A	N/A	N/A	-44	-17*	z N/A	-12*	z N/A	-22.9	-57	-24	-24
	1GHz				1kHz	1MHz		10kHz		1MHz	1MHz	1MHz	1MHz
ΔV <sub>ουτ</sub> (mV)	82	70	450*	90	114	68.8	270	850	105	34.8	284	487.5	231.4
DC Load Reg. (mV/mA)	1.1	~0.4	0.148	1.8	0.1	0.3	N/A	0.9	N/A	~200	0.173	1.22	1.58
Settling time(µs)	0.05*	3	2.8	N/A	5	6	2.7	1.8	5*	20*	<0.2	0.25	0.1
Edge time(ns)	0.2	1000	1000*	0.1	100	300	1000*	1000	1	10000	0.3	200	200
Edge time ratio K	2	10000	10000*	1	1000	3000	10000	10000	10	100000	3	2000	2000
FOM <sub>T</sub> **	5.74ps	N/A	67ps	32ps	0.00485ps	0.0006ps	0.00325ps	0.191ps	0.34ps	228.3ps	1.3ps	0.00159ps	0.00322ps
FOM <sub>v</sub> ***	0.00082*	0.304	0.108*	0.0054	0.0094	0.0019	0.0324*	0.038	0.00034	28.5	0.004	0.0029	0.0046

TABLE II Performance Comparisons

\* Estimated from measured result \*\* FOM<sub>T</sub> =  $\frac{C_{TOT} \times \Delta V_{OUT}}{\Delta I_{LOAD}} \times \frac{I_Q}{\Delta I_{LOAD}}$  (C<sub>TOT</sub> = C<sub>LDO</sub> + C<sub>OUT</sub>) \*\*\* FOM<sub>V</sub> = K ×  $\frac{\Delta V_{OUT} \times I_Q}{\Delta I_{LOAD}}$  (K is the edge time ratio compared to the smallest one in the table )



Fig. 17. Monte-Carlo simulation for (a) quiescent current of LDO1; and (b) quiescent current of LDO2; and the (c) undershoot of LDO1; and (d) undershoot of LDO2 with  $I_{LOAD}$  steps from 100 nA to 10mA within 1 $\mu$ s.



Fig. 18. Measured transient waveform of LDO2 at full load for the PSR calculation with input ripples at (a) 200 kHz and (b) 1 MHz, respectively.

the largest DC load regulation for LDO1 is 1.22 mV/mA. Similarly, Fig. 20(b) presents a linear function of the  $I_Q$  versus  $I_{LOAD}$  of LDO2. The measured worst case for  $I_Q$  is 100 nA



Fig. 19. Measured PSR versus frequency of the proposed LDO2 with  $I_{LOAD} = 10$  mA,  $V_{OUT} = 0.8$  V, and  $C_{OUT} = 10$  pF.

when  $I_{LOAD}$  is down to 100 nA, and the maximum  $I_Q$  is 104  $\mu$ A when  $I_{LOAD} = 10.3$  mA. As a result, the worst DC load regulation for LDO2 is 1.58 mV/mA.

The measured performances of the proposed regulators are compared with the state-of-the-art in Table II. For comparing advanced LDOs, there are two widely-used figures-ofmerit (FOMs) proposed in [13] and [15], classified as FOM<sub>T</sub> and FOM<sub>V</sub>. According to Table II, both proposed LDOs achieve competitive FOMs among recently reported works. Furthermore, the quiescent currents of 30 nA and 100 nA for the proposed LDO1 and LDO2, respectively, are the smallest reported. With the proposed LDO scheme that combines adaptive biasing and dynamic biasing, the LDO1 and LDO2 can



Fig. 20. Measured I<sub>Q</sub> and V<sub>OUT</sub> versus I<sub>LOAD</sub> of (a) LDO1 and (b) LDO2.

provide fast-transient and good dynamic performance at heavy  $I_{LOAD}$ , with  $I_Q$  in the nA range.

## **IV. CONCLUSIONS**

Ultra-low stand-by power voltage regulators are at high demand for IoT devices. To address this issue, two outputcapacitor-free nA quiescent current LDOs have been proposed. We combined adaptive and dynamic biasing techniques to achieve better speed and power trade-off. Also, we proposed different circuit implementation techniques for these two LDOs, demonstrating similar but different performance features. The experimental verification of the prototypes uses a 65-nm low-leakage CMOS process with small active areas. With the introduced hybrid biasing scheme, these two proposed LDOs provide a driving capability of 10 mA under 1 V supply and 200 mV nominal dropout voltage. Measured results show significant transient improvements with an I<sub>O</sub> of 30 nA for LDO1 and 100 nA for LDO2. Meanwhile, both LDO1 and LDO2 provide a PSR of -24 dB at 1 MHz with full load. Compared to the prior-art works, the proposed regulators achieve the lowest quiescent current while largely improve the transient response, consequently attaining a good FOM<sub>T</sub> of 0.00159 ps and 0.00322 ps, respectively.

#### REFERENCES

- Q.-H. Duong *et al.*, "Multiple-loop design technique for highperformance low-dropout regulator," *IEEE J. Solid-State Circuits*, vol. 52, no. 10, pp. 2533–2549, Oct. 2017.
- [2] Y. Lu, Y. Wang, Q. Pan, W.-H. Ki, and C. P. Yue, "A fully-integrated low-dropout regulator with full-spectrum power supply rejection," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 3, pp. 707–716, Mar. 2015.
- [3] T. D. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen, "A dynamic voltage scaled microprocessor system," *IEEE J. Solid-State Circuits*, vol. 35, no. 11, pp. 1571–1580, Nov. 2000.

- [4] D. B. Ma and Y. Lu, "Power management circuit design for IoT nodes," *Enabling the Internet of Things*. Cham, Switzerland: Springer, Jan. 2017, pp. 287–316.
- [5] M. Lueders *et al.*, "Architectural and circuit design techniques for power management of ultra-low-power MCU systems," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 22, no. 11, pp. 2287–2296, Nov. 2014.
- [6] S. Carreon-Bautista, L. Huang, and E. Sánchez-Sinencio, "An autonomous energy harvesting power management unit with digital regulation for IoT applications," *IEEE J. Solid-State Circuits*, vol. 51, no. 6, pp. 1457–1474, Jun. 2016.
- [7] Y. Lu, "Digitally assisted low dropout regulator design for low duty cycle IoT applications," in *Proc. IEEE Asia Pacific Conf. Circuits Syst.*, Oct. 2016, pp. 33–36.
- [8] K. N. Leung and P. K. T. Mok, "A capacitor-free CMOS lowdropout regulator with damping-factor-control frequency compensation," *IEEE J. Solid-State Circuits*, vol. 38, no. 10, pp. 1691–1702, Oct. 2003.
- [9] S. K. Lau, P. K. T. Mok, and K. N. Leung, "A low-dropout regulator for SoC with Q-reduction," *IEEE J. Solid-State Circuits*, vol. 42, no. 3, pp. 658–664, Mar. 2007.
- [10] Y.-H. Lam and W.-H. Ki, "A 0.9 V 0.35 μm adaptively biased CMOS LDO regulator with fast transient response," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2008, pp. 442–626.
- [11] P. Y. Or and K. N. Leung, "An output-capacitorless low-dropout regulator with direct voltage-spike detection," *IEEE J. Solid-State Circuits*, vol. 45, no. 2, pp. 458–466, Feb. 2010.
- [12] T. Y. Man, P. K. T. MoK, and M. Chan, "A high slew-rate push-pull output amplifier for low-quiescent current low-dropout regulators with transient-response improvement," *IEEE Trans. Circuits Syst.*, *II, Exp. Briefs*, vol. 54, no. 9, pp. 755–759, Sep. 2007.
- [13] P. Hazucha, T. Karnik, B. A. Bloechel, C. Parsons, D. Finan, and S. Borkar, "Area-efficient linear regulator with ultra-fast load regulation," *IEEE J. Solid-State Circuits*, vol. 40, no. 4, pp. 933–940, Apr. 2005.
- [14] Y. Lu, C. Li, Y. Zhu, M. Huang, S.-P. U, and R. P. Martins, "A 312 ps response-time LDO with enhanced super source follower in 28 nm CMOS," *IET Electron. Lett.*, vol. 52, no. 16, pp. 1368–1370, Aug. 2016.
- [15] J. Guo and K. N. Leung, "A 6-μW chip-area-efficient outputcapacitorless LDO in 90-nm CMOS technology," *IEEE J. Solid-State Circuits*, vol. 45, no. 9, pp. 1896–1905, Sep. 2010.
- [16] S. S. Chong and P. K. Chan, "A 0.9-μA quiescent current outputcapacitorless LDO regulator with adaptive power transistors in 65-nm CMOS," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 4, pp. 1072–1081, Apr. 2013.
- [17] X. Qu, Z.-K. Zhou, B. Zhang, and Z.-J. Li, "An ultralow-power fasttransient capacitor-free low-dropout regulator with assistant push-pull output stage," *IEEE Trans. Circuits Syst.*, *II, Exp. Briefs*, vol. 60, no. 2, pp. 96–100, Feb. 2013.
- [18] J. Liu, T. Bryant, N. Maghari, and J. Morroni, "A 90 nA quiescent current 1.5 V–5V 50 mA asynchronous folding LDO using dual loop control," in *Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC)*, Nov. 2016, pp. 24–221.
- [19] M. Huang, Y. Lu, S.-P. U, and R. P. Martins, "An output-capacitorfree analog-assisted digital low-dropout regulator with tri-loop control," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 342–343.
- [20] F. Yang and P. K. T. Mok, "A 65 nm inverter-based low-dropout regulator with rail-to-rail regulation and over -20 dB PSR at 0.2 V lowest supply voltage," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 106–107.
- [21] S. Bu, J. Guo, and K. N. Leung, "A 200-ps-response-time output-capacitorless low-dropout regulator with unity-gain bandwidth >100 MHz in 130-nm CMOS," *IEEE Trans. Power Electron.*, vol. 33, no. 4, pp. 3232–3246, Apr. 2018.
- [22] V. Gupta, G. A. Rincon-Mora, and P. Raha, "Analysis and design of monolithic, high PSR, linear regulators for SoC applications," in *Proc. IEEE Int. SOC Conf.*, Sep. 2004, pp. 311–315.
- [23] C. Zhan and W.-H. Ki, "Analysis and design of output-capacitor-free low-dropout regulators with low quiescent current and high power supply rejection," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 2, pp. 625–636, Feb. 2014.



**Yuanqing Huang** was born in Xi'an, Shaanxi, China, in 1991. He received the B.Sc. degree in electronic science and technology from Xidian University, China, in 2014. He is currently pursuing the M.S. degree in electrical and computer engineering with the University of Macau, Macau, China.

His research interests include design of power management circuits and systems, with a focus on analog and digital LDO regulators.



Yan Lu (S'12–M'14–SM'17) received the B.Eng. and M.Sc. degrees in microelectronics from the South China University of Technology, Guangzhou, China, in 2006 and 2009, respectively, and the Ph.D. degree in electronic and computer engineering from The Hong Kong University of Science and Technology, Hong Kong, in 2013.

In 2014, he joined the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, as an Assistant Professor. His research interests include, but not limited to, wireless power

transfer circuits and systems, RF energy harvesting, and next-generation power management solutions.

Dr. Lu served as a member of Technical Program Committee of several IEEE conferences, and as a reviewer of a number of journals. He has co-authored one book *CMOS Integrated Circuit Design for Wireless Power Transfer* (Springer), and edited one book *Selected Topics in Power, RF, and Mixed-Signal ICs*(River Publishers). He was a recipient/co-recipient of the Outstanding Postgraduate Student Award of Canton Province in 2008, and the IEEE Solid-State Circuits Society Pre-doctoral Achievement Award 2013–2014, and the IEEE CAS Society Outstanding Young Author Award 2017, and the ISSCC 2017 Takuo Sugano Award for Outstanding Far-East Paper.



**Franco Maloberti** (M'84–SM'87–F'96–LF'16) received the Laurea degree (*summa cum laude*) in physics from the University of Parma, Italy, and the Dr. Honoris Causa degree in electronics from Inaoe, Puebla, Mexico.

He was a Visiting Professor with ETH-PEL, Zurich, and at EPFL-LEG, Lausanne. He was the TI/J.Kilby Analog Engineering Chair Professor with Texas A&M University and the Distinguished Microelectronic Chair Professor with The University of Texas at Dallas. He is currently an Emeritus

Professor with the University of Pavia, Italy. He is also an Honorary Professor with the University of Macau, China. His professional expertise is in the design, analysis, and characterization of integrated circuits and analogue digital applications, mainly in the areas of switched capacitor circuits, data converters, interfaces for telecommunication and sensor systems, and CAD for analogue and mixed A-D design.

He has written over 550 published papers, seven books, and holds 33 patents. He is the Chairman of The Academic Committee of the Microelectronics Key Lab, Macau, China. He was VP Region 8 of IEEE CAS (1995–1997), an Associate Editor of IEEE-TCAS-II, the President of the IEEE Sensor Council (2002–2003), the IEEE CAS BoG member (2003–2005), and the VP Publications IEEE CAS (2007–2008). He was DL IEEE SSC Society (2009–2010) and DL IEEE CAS Society (2006–2007and 2012–2013). He is the President (2015–2016) and the Past President of the IEEE CAS Society (2017–2018). He received the 1996 IEE Fleming Premium, the 1999 IEEE CAS Society Meritorious Service Award, the 2000 CAS Society Golden Jubilee Medal, and the IEEE Millenium Medal, the ESSCIRC 2007 Best Paper Award, the IEEJ Workshop 2007 and 2010 Best Paper Award, and the IEEE CAS Society Gaward.



**Rui P. Martins** (M'88–SM'99–F'08) was born in 1957. He received the bachelor's (five years), master's, and Ph.D. degrees, and the Habilitation degree for Full-Professor in electrical engineering and computers from the Department of Electrical and Computer Engineering, Instituto Superior Técnico (IST), TU of Lisbon, Portugal, in 1980, 1985, 1992, and 2001, respectively. He has been with the Department of Electrical and Computer Engineering, IST, TU of Lisbon, since 1980.

Since 1992, he has been on leave from IST, TU of Lisbon (now the Universidade de Lisboa since 2013), and is also with the Department of Electrical and Computer Engineering, Faculty of Science and Technology (FST), University of Macau (UM), Macau, China, where he has been a Chair-Professor since 2013. In FST, he was the Dean of the Faculty from 1994 to 1997 and he has been a Vice-Rector of the UM since 1997. In 2008, after the reform of the UM Charter, he was nominated after open international recruitment, and reappointed (in 2013), as a Vice-Rector (Research) until 2018. Within the scope of his teaching and research activities, he has taught 21 bachelor's and master's courses and has supervised (or cosupervised) 45 theses, master's (21), and Ph.D. (24). He has co-authored seven books and 11 book chapters; 30 Patents, USA (28), and Taiwan (2); 442 papers, in scientific journals (141) and in conference proceedings (301); and other 64 academic works, in a total of 554 publications. He was a Co-Founder of Chipidea Microelectronics (Macao) [now Synopsys] in 2001/2002, and created in 2003 the Analog and Mixed-Signal VLSI Research Laboratory of UM, elevated in 2011 to the State Key Laboratory of China (the first in Engineering in Macao), being its Founding Director.

Dr. Martins was the Founding Chairman of both the IEEE Macau Section (2003-2005) and the IEEE Macau Joint-Chapter on Circuits and Systems (CAS)/Communications (2005-2008) [2009 World Chapter of the Year of IEEE CAS Society (CASS)]. He was a General Chair of the 2008 IEEE Asia-Pacific Conference on CAS-APCCAS'08, and was the Vice-President for Region 10 (Asia, Australia, and the Pacific) of IEEE CASS (2009-2011). Since 2011, he was the Vice-President (World) Regional Activities and Membership of IEEE CASS (2012-2013), and an Associate Editor of IEEE TRANSACTIONS ON CAS II: EXPRESS BRIEFS (2010-2013), nominated as a Best Associate Editor of T-CAS II for 2012 to 2013. Plus, he was a member of the IEEE CASS Fellow Evaluation Committee (2013, 2014, and 2019), and CAS Society representative in the Nominating Committee, for the election in 2014, of the Division I (CASS/EDS/SSCS)-the Director of the IEEE. He was the General Chair of the ACM/IEEE Asia South Pacific Design Automation Conference-ASP-DAC'16 and received the IEEE Council on Electronic Design Automation Outstanding Service Award 2016. He is a Nominations Committee Member of IEEE CASS (2016–2017) and was the Chair of the IEEE CASS Fellow Evaluation Committee (Class 2018). He was a recipient of the two government decorations: the Medal of Professional Merit from Macao Government (Portuguese Administration) in 1999, and the Honorary Title of Value from Macao SAR Government (Chinese Administration) in 2001. In 2010, he was elected, unanimously, as a Corresponding Member of the Portuguese Academy of Sciences, Lisbon, being the only Portuguese Academician living in Asia.